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The use of ZnSe on GaAs epilayers (epi) as a pseudo-insulator in field- 
effect device applications is dem onstrated. The passivating ZnSe layers are 
grown on GaAs(epi) by in terrup ted  growth molecular beam  epitaxy (MBE) 
using two separate  MBE machines. A thin layer of amorphous arsenic pro­
tects the GaAs(epi) during transfer between the MBE systems. When 
nucleated on the GaAs(epi), the ZnSe grows layer-by-layer as revealed by 
the reflection high energy electron diffraction p a tte rn  generated in the II-VI 
MBE growth cham ber. A study of intensity oscillations in the electron 
diffraction p a tte rn  is fu rther used to understand the initial growth stages of 
ZnSe on GaAs(epi).
The m aterial properties of the ZnSe/GaAs(epi) heterostructure are 
briefly examined. Even though ZnSe and GaAs have a 0.25% lattice 
m ism atch, transm ission electron micrographs show th a t very thin films 
(1OOOA) of ZnSe form a coherent and dislocation free interface w ith the 
GaAs(epi). In thicker ZnSe films, strain  relieving misfit dislocations are 
observed. Photolum inescence m easurem ents reveal inform ation about the 
effect of the lattice m ism atch on the energy band structure  of the ZnSe. For 
the 1OOOA film, the excitonic features are shifted upwards in energy, and the 
norm ally degenerate light and heavy hole valence bands split into two
Xl
bands.
As the 1OOOA of ZnSe is an appropriate thickness for an insulator in a 
field-effect device, the ZnSe/ GaAs(epi) heterostructure  is then used in 
m etal-insulator-sem iconductor (MIS) capacitors and transistors. Most prom ­
inent, the fabrication of the first depletion-mode field-effect transistors based 
on the ZnSe/n-GaAs heterointerface are described. The transistors display 
near ideal characteristics w ith complete current satu ra tio n  and cutoff; the 
channel m odulation indicates th a t the Ferm i level is not pinned a t the 
ZnSe/n-G aA s interface. W ith the success of the depletion-mode transistors, 
the use of ZnSe and GaAs(epi) in future MIS devices appears promising.
I
i
C H A P T E R  I 
IN T R O D U C T IO N
1.1 M a ter ia l P ro p er tie s  o f Zinc S elen id e
Zinc selenide (ZnSe) is an im portan t compound sem iconductor and has 
received much scientific interest in recent years because of its significant 
m aterial properties. Of its many properties, ZnSe is most noted for its 
relatively large direct energy band gap of 2.7eV. This II-VI compound also 
possesses direct band-to-band recom bination which suggests th a t efficient 
ZnSe light em itting devices can be realized. ZnSe is especially im portan t for 
blue light em itting devices since the near-band-edge emission occurs a t 
'I G(K)A.
Not only does ZnSe have a large band gap, but it is also closely lattice 
m atched to gallium arsenide (GaAs). (The la ttice m ism atch is 
approxim ately 0.25%.) GaAs is an im portan t III-V compound semiconductor 
because the mobility of electrons and holes in this m ateria l is much higher 
th an  in the type IV semiconductors such as silicon and germ anium . GaAs, 
like ZnSe, is also an im portan t optical m aterial with a relatively large direct 
band gap of 1.45eV. Because ZnSe has a sm aller dielectric constan t (er= 8 .8 ) 
th an  GaAs (er=  12.9), ZnSe can be used for optical confinement in GaAs 
based light em itting devices.
Both zinc selenide and gallium arsenide thin films are deposited by 
m any epitaxial growth techniques including molecular beam  epitaxy (MBE) 
which is the growth process used in this work. Epitaxial growth refers to 
the form ation of one crystalline layer on top of another layer such th a t there 
is an oriented relationship between the two films.
Each grow th technique has many advantages and disadvantages which 
can effect the "extrinsic" m aterial properties of the resu ltan t sem iconductor 
layers. For example, ZnSe has been grown in the past by liquid phase 
epitaxy and chemical vapor deposition which are conducted under 
equilibrium  conditions a t high growth tem peratures (750 0 C-1050 ° C) [2]. 
Typically, the ZnSe layers are grown on GaAs substrates because the lattice
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m ism atch is so small. Under high growth tem peratures, gallium, arsenic, 
and other im purities from the GaAs su b stra te  tend to diffuse into the ZnSe 
and unintentionally  dope the m aterial. (Gallium is a n-type dopant in 
ZnSe.) In addition, ZnSe, grown a t elevated tem peratures, often contains 
m any non-stoichiom etric defects such as zinc and selenium vacancies or 
misplaced zinc and selenium atom s (interstitial). These defects make the 
doping of ZnSe very difficult because they tend to com pensate for dopants 
th a t  ape in tentionally  incorporated into the film. Essentially, the non- 
stoichiom etric defects cause ZnSe to only have n-type conduction and make 
the conversion to p-type conduction very difficult [2].
The growth of the II-VI compounds by MBE has been instrum ental in 
improving the m aterial properties of Zn Se. Molecular beam  epitaxy of ZnSe 
involves the reaction of therm al beams of Zn and Se with a crystalline 
surface (GaAs substra te) under u ltrahigh-vacuum  conditions. MBE is known 
for its precise control of beam  fluxes and growth conditions. Because of the 
u ltra-high vacuum  environm ent, MBE system ’s often contain in situ surface 
analysis equipm ent th a t perm its the study of the semiconductors during all 
pa rts  of the epitaxy. One mf the im portan t advantages of MBE is th a t  the 
epitaxy occurs a t a relatively low su b stra te  tem perature  (250 0 C-400 ° C). A t 
these low tem peratures, diffusion of gallium, arsenic, and other im purities 
from the GaAs substra te  into the ZnSe is reduced. The low deposition 
tem peratu re  also favors a reduction in zinc and selenium vacancies and 
in terstitia l defects [2].
A nother im portan t advantage of MBE is th a t it uses very high purity  
source m ateria l in an ultra-high vacuum  environm ent. Both of these factors 
aid in the reduction of im purity contam ination in ZnSe [2]. For example, 
the elem ental zinc and selenium source m aterials typically contain less th an  
I im purity  in I million parts. In our laboratory, a multiple distillation 
technique is used to obtain this type of u ltra-pure source m aterial. The 
elem ents are housed in a growth cham ber where the background pressure 
can be as low as the IfiT11Torr range. Following pump down from 
atm ospheric pressure, the walls of the vacuum  cham bers are heated in order 
to  evaporate  trapped  gases and elim inate them  from the vacuum. 
Subsequently, the source m aterials are heated to very high tem peratures 
before deposition in order to outgas any oxides or surface Contamination.
Several laboratories [3] have dem onstrated  the growth of high quality 
ZnSe by m olecular beam  epitaxy. M any param eters can be used to evaluate 
the quality of the ZnSe films. Because we are interested in using ZnSe as a
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"pseudo-insulator" for GaAs, the property of interest in this work is the film 
resistivity. For GaAs insulating applications, high resistivity undoped ZnSe 
is essential. As an example, Yoneda et. al [3] have recently grown relatively 
high resistivity (P=IO 4H-Cm) ZnSe on (100) GaAs substrates. The high 
resistivity ZnSe of carrier concentration 7xl014cm-3 is obtained when the 
selenium source m aterial is purified nine times by a sublimation process. For 
no purification of the selenium, the ZnSe contains a carrier concentration of 
IxlO17Cm 3. Films grown in P u rd u e’s MBE facility using multiple distilled 
sources have also dem onstrated high resistivity of this nature.
In sum m ary, ZnSe is an im portan t compound semiconductor because it: 
(I) has a relatively large band gap, (2) has efficient, direct band-to-band 
recom bination, (3) is closely lattice m atched to GaAs, and (4) has a smaller 
dielectric constant than  GaAs. ZnSe has been grown by m any deposition 
techniques including molecular beam  epitaxy. The m aterial properties of 
ZnSe have been improved by MBE, particularly  in the control of im purity 
contam ination and non-stoichiom etric defects, because of the low growth 
tem peratures, the pure source m aterial, and the ultra-high vacuum  
environm ent. As a result, undoped ZnSe can be grown in a high resistivity 
form by MBE.
1.2 A p p lica tio n s  o f  "Insulating" ZnSe on GaAa by M BE
One of the most exciting applications of ZnSe on GaAs is the use of 
ZnSe as a pseudo-insulator in GaAs based devices. Some recent device 
applications dem onstrate  this point. A good example is the fabrication of a 
ZnSe direct current (D.C.) electroluminescence (EL) cell grown on a GaAs 
sub stra te  by MBE [4]. In the work by Mishima [4], 0.6/im of ZnSe is 
deposited on a n +  doped (100) GaAs substrate  a t a growth tem perature  of 
380 ° C - 450 °-C. The cell s truc tu re  consists of gold m etal on the ZnSe 
(doped with m anganese) on the n +  type GaAs substrate . The n +  GaAs 
su b stra te  serves as both the starting  substrate  for the  ZnSe epitaxy and also 
as an ohmic con tact for the EL cell.
For small positive voltages, the current in the cell was carried by 
therm ally-excited carriers contained in the ZnSe:Mn layer. This conduction 
appeared ohmic. Under higher positive voltages (0.1-2V), the current in the 
ZnSe was nearly proportional to the square of the voltage. According to 
Mishima [4], this type of voltage dependence is indicative of space charge 
limited current flow which is observed in insulating films. A t even higher 
voltages, the current increased rapidly and was thought to be caused by
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either in te rtrap  tunneling and-or im pact ionization. Hence, for a portion of 
the I-V relationship, the ZnSe appeared to be an insulating layer in the EL 
cell application. This research was the first investigation th a t dem onstrated 
the po tential of MBE-grown ZnSe as an insulator for GaAs.
A nother example of insulating ZnSe is the recent use of ZnSe for 
current confinement in an aluminum-gallium -arsenide (AlGaAs) laser diode 
[5]. Aluminum, like gallium, is a column III elem ent and can replace gallium 
in GaAs forming a ternary  compound. A direct band gap of 2.QeV occurs a t 
50% substitu tion of Ga w ith Al. In this laser diode, the AlGaAs is first 
grown by liquid phase epitaxy (LPE) on a n-type GaAs substra te . A fter 
processing the AlGaAs-GaAs layers, the ZnSe is grown by MBE on top to 
form a cladding layer.
In the work by Niina [5], it was s ta ted  th a t ZnSe films grown under 
similar MBE conditions dem onstrated a resistivity of a t least IO5Hcm. 
Because of the high resistivity ZnSe, the confinement factor in the laser 
diode was large enough to negate the influence of leakage currents on the 
operating characteristics of the device. Also, according to Niina [5], several 
o ther insulating layers such as silicon dioxide (SiO2) and silicon nitride 
(Si3N 4) could also be used as the confinement m aterial. ZnSe was preferred, 
however, for several reasons, most of which were given in section 1.1. Most 
notably, MBE-grown ZnSe was deposited a t relatively low tem peratures 
which preserved the LPE-grown GaAs-AlGaAs structu re . O ther reasons 
noted were th a t ZnSe had a therm al expansion coefficient closer to GaAs 
than  either SiO2 or Si3N 4 and th a t ZnSe had a larger therm al conductivity 
than  either of the other two m aterials.
Both the previous examples suggest th a t  ZnSe could serve as a 
passivating insulator in other GaAs based devices such as field-effect 
transistors (FETs). To date, the use of GaAs has been limited in field-effect 
device applications because of the lack of a high quality insulator. 
Researchers have used amorphous m aterials on GaAs such as native oxides, 
silicon nitride, aluminum oxide, and silicon dioxide, bu t these m aterials have 
achieved limited success as GaAs insulators [6]. Usually, the interface 
between the insulators and the GaAs is dom inated by a high concentration 
of unw anted interface traps. The traps cause electrical instab ility  and are 
difficult to elim inate. E laborate  techniques have been developed to reduce 
the trap  density  a t the GaAs-insulator interface. One process [7] uses laser 
light in conjunction with w ater to reduce the interfacial defect density bu t
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only improves the electrical stability  of the interface for a short period of 
time. Therm al annealing in hydrogen and nitrogen (as is done in the 
silicon-silicon dioxide m aterial system) has also been a ttem p ted  [6] bu t with 
limited success.
The most successful pseudo-insulating layer for GaAs to da te  has been 
aluminum-gallium-arsenide. AlGaAs is MBE com patible and has a larger 
band gap than  GaAs. AlGaAs is widely used as an insulator in both 
depletion-mode [8,9,10] and enhancem ent-m ode [ l I ] field-effect transistors. 
However, the AlGaAs/GaAs heterojunction presents a very low interfacial 
barrier (0.4eV a t maximum) to carrier flow from GaAs into the AlGaAs. 
Having a band gap of 2.7eV, ZnSe could provide an im provem ent and 
alternative to AlGaAs as a passivating layer for GaAs in some device 
applications.
A dditional ZnSe properties further suggest th a t ZnSe is a likely 
candidate for use as an insulator in GaAs field-effect devices. As previously 
mentioned, ZnSe can: be grown by MBE in a high resistivity form on GaAs. 
Because of the small lattice m ism atch, pseudomorphic ZnSe can form a 
coherent interface with GaAs, similar in s truc tu ra l quality to the AlGaAs- 
GaAs interface. As explained in C hapter 3, the coherent interface occurs for 
very thin ( — IOOOA) ZnSe films. One might expect th a t  a coherent 
semiconductor-semiconductor interface would have less surface s ta tes  than  
the incoherent interface formed by an amorphous m aterial deposited onto a 
semiconductor. In addition, given its dielectric constant, IOOOA of ZnSe is a 
convenient thickness for an insulator in a m etal-insulator-sem iconductor 
(MIS) structure.
The advent of in terrupted growth molecular beam  epitaxy has provided 
the first means for using ZnSe as an  insulating layer in GaAs based MIS 
devices. We have recently reported the successful growth of ZnSe on MBE- 
grown GaAs epilayers [12], Because GaAs and ZnSe tend to unintentionally  
dope each other, the different semiconductor layers are grown in two 
separate  MBE machines. In this case, in terrupted MBE growth m eans th a t 
the ZnSe epitaxy occurs on a GaAs epilayer (versus a substra te ) afte r the 
growth of the GaAs is in terrupted  in the III-V MBE m achine. This is in 
con trast to AlGaAs epitaxy th a t is continuously grown on GaAs w ithout any 
in terruption in the epitaxy; AlGaAs can be nucleated on GaAs by simply 
opening the shu tter to an aluminum source oven.
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For the first time, th in  film ZnSe has been deposited on either doped or 
undoped GaAs epilayers which are the essential structu res for both depletion 
and enhancem ent mode transisto rs. The properties of the 
ZnSe(epi)/GaAs(epi) heterostructure, as revealed by several diagnostic 
m easurem ents, are much different th an  for ZnSe grown on a GaAs substrate . 
It is the purpose of this report to briefly examine these properties and then 
dem onstrate the use of insulating ZnSe on GaAs epilayers in a MIS 
transistor application [13].
1,3 I n t e r r u p t e d  M o le c u la r  B e a m  E p i t a x y  - . -
The key to  fabricating ZnSe on GaAs epilayers utilizing two separate  
MBE systems, is the preservation of the GaAs surface a fter the in terruption  
of the IIFV MBE growth. W hen the m olecular beam  epitaxy of GaAs is 
in terrupted  the surface becomes contam inated  w ith undesirable im purities. 
The surface im purities act as negatively charged centers and cause electrons 
to be depleted from the surface [14j. For example, K aw ai [14] has 
dem onstrated th a t  n-type GaAs samples doped 2x10 cm /1.2x10 cm 
have a depletion region of 300/135A, respectively when the MBE growth is 
in terrupted  and the as-grown GaAs is exposed to dry nitrogen a t room 
pressure. The am ount of charge th a t is depleted from the surface is 
approxim ately 2x l011cm~2. W hen GaAs is again grown on top of the 
contam inated surface, the negatively charged centers tend  to diffuse 
outwards into the second epitaxial layer.
The negatively charged centers are a source of unw anted traps th a t 
cause the Ferm i level a t the GaAs interface to be fixed a t a particu lar 
surface potential. Thi^ phenomenon, known as Ferm i level "pinning", limits 
the am ount of band bending th a t can occur in the underlying sem iconductor. 
For example, when a m etal is placed on a contam inated GaAs surface, the 
Fermi level is usually ,restricted to between 0.4-0.8 eV above the valence 
band [15]. Charge placed on the gate is not entirely imaged by dopants in 
the GaAs b u t ra ther by the filling and emptying of the trap s . Hence, the 
surface contam ination taking place a t in terrup ted  growth interfaces is a 
serious problem  for GaAs devices involving the electrical stab ility  of the 
interface.
To a ttem p t to minimize surface contam ination, GaAs passivation 
schemes have recently been developed. One of the most successful 
protection m ethods uses layers of am orphous arsenic (As) as passivation for 
GaAs. The th in  amorphous arsenic protects the GaAs while the film is being
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processed outside the MBE vacuum . In our case, the am orphous As acts to 
protect the GaAs during the transfer between MBE machines. F irst 
conceived by Kowalczyk et. al [16], As passivation is a relatively simple 
technique for protecting GaAs, AlGaAs, and AlAs surfaces.
In Kowalczyk’s experim ents, the overlayer of am orphous arsenic was 
deposited a t the end of the GaAs growth by closing the Ga sh u tte r with the 
arsenic flux still present. Because As was not adsorbed a t the MBE GaAs 
growth tem peratures (580-650 ° C), the sample was cooled to room 
tem perature. To expedite the cooling process, the sample holder was placed 
in in tim ate con tac t w ith the MBE system ’s liquid nitrogen shroud. 
Approxim ately lOO-lOOOA of As was formed by the tim e the substra te  
tem peratu re  was 25 0 C [16]. The sample was then transferred  from the 
MBE system  through air to a vacuum  cham ber containing an x-ray 
photoelectron spectrom eter (XPS) for studying the constituents of the 
surface. The amorphous arsenic layer was then desorbed by heating the 
sample to 300-350 0 C. A fter arsenic desorption, the GaAs epilayer surface, 
as characterized by XPS, showed no carbon, oxygen or o ther contam inants, 
which indicated th a t the arsenic layer successfully p ro tected  the GaAs 
surface.
F urther studies by Miller [17] showed th a t  GaAs surfaces protected  by 
amorphous arsenic had less carrier depletion and fewer contam inants th an  
unprotected GaAs films. Miller used se.eondary-ion-mass-spectroscopy 
(SIMS) and capacitance-voltage profiling as diagnostic tools. An 
unprotected  and etched sample contained a 3xlOn  cm-2 surface depletion 
and contam ination from carbon, oxygen, and o ther elem ents. The As 
protected  films showed virtually  no carbon or oxygen peaks in profiles by 
SIMS and less than  5xl09cm 2 charge depletion for vacuum  and air 
exposure. Only exposure to w ater caused appreciable carrier depletion of 
2.5xlO10cm 2 which was still less than  the unprotected  surface.
In terrup ted  molecular beam  epitaxy is emerging as an im portan t field of 
research in sem iconductor devices. Extensive work a t Purdue [18] has been 
involved in using advanced MBE techniques combined w ith arsenic 
passivation in the production of new novel GaAs based transistors. As the 
properties of sem iconductor layers become more understood, the  use of two 
or more layers together in device applications is becoming a ttrac tiv e . 
In terrup ted  MBE and passivation of sem iconductor surfaces make these 
applications feasible.
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This report details the  use of in terrupted  MBE growth with arsenic 
passivation in the fabrication of ZnSe/GaAs(epi) heterostructures which are 
to be used in MIS devices. Most prom inent, a prototype ZnSe/n-GaAs 
doped channel field-effect transisto r is described. The em phasis of this work 
has been in the growth, fabrication , and characterization  of the transistor 
s tru c tu re .
The second chap ter describes the MBE growth of both m aterial 
systems. The description includes substra te  p reparation , GaAs deposition, 
arsenic passivation, arsenic desorption, and finally ZnSe epitaxy. The third 
chap ter describes the properties of the ZnSe/GaAs (epi) heterostructure. It 
is only a brief exposition and is not m eant to be a thorough evaluation of 
the  m ateria l properties. Reflection high energy electron diffraction (RHEED) 
is used to  com pare the nucleation behavior of ZnSe on GaAs epilayers versus 
nucleation on GaAs substra tes . Transm ission electron microscopy (TEM) is 
then used to dem onstrate  th a t  the IOOOA ZnSe/GaAs interface is coherent. 
Photolum inescence (PL) studies reveal the effects of the la ttice m ism atch 
between the ZnSe and the GaAs on the energy band s truc tu re  of the ZnSe.
C hapters four and five involve the fabrication and characterization  of 
the doped-channel field-effect transisto r. A fter detailing the fabrication 
process in chap ter four, ch ap te r five examines the electrical characteristics 
of M IS-capacitors and  the m etal-insulator-sem iconductor field-effect 
transisto rs (MISFETs). The analysis of the transisto r is divided into three 
sections: a study of (i) long channel devices, (ii) short channel devices, and 
(iii) the  gate region.
C hap ter six sum m arizes bo th  the m aterial properties and the electrical 
properties of the  heterostructu re  and offers suggestions for new devices based 
on the ZnSe/G aA s(epi) m ateria l system. Two appendices follow the last 
chap ter. Appendix A is a listing of the fabrication steps for the doped 
channel transisto r and appendix B is a derivation of the transisto r 
equations.
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C H A P T E R  2
M BE  OF MIS H E T E R O S T R U C T U R E S• •; ; ■ ■■
The following chapter describes the in terrupted  molecular beam epitaxy 
of ZnSe on GaAs epilayers, Because every layer of the ZnSe/GaAs 
heterostructure is relevant to the successful perform ance of the MIS device, 
the entire growth process is described. The GaAs substra te  p reparation  and 
epitaxy is perform ed by M. Melloch. Before the growth is described, a brief 
description of the MBE systems is given.
2.1 M BE  S y stem  D escrip tion
The molecular beam  epitaxy systems in this work are first generation 
machines having small oven and wafer capacities. Because of their age, the 
MBE systems are well understood and have produced many high quality 
semiconductor films. The in terrupted  growth of the MIS heterostructures is 
performed in two separate  Perkin Elmer model 400 MBE systems. Figure 2.1 
is a schem atic drawing of the ultra-high vacuum  MBE system. The II-VI 
and III-V MBE systems are similar in design and operation bu t differ 
prim arily in the m aterial content of each machine. The three vacuum  
chambers are nam ed after their respective functions and are the 
introduction, analysis and growth chambers. Each cham ber contains its own 
pumping system.
The introduction cham ber houses the sample holder and probe arm . A 
turbo-m olecular pump m aintains a background pressure of IxlO-4 Torr and 
is connected to the cham ber by a butterfly  valve which allows the cham ber 
to be easily raised to room pressure. A ttached  to the end of the probe arm  
is the sample holder th a t contains a "pancake” heater for therm al heating of 
the sem iconductor up to 700 0 C. The sample holder can be ro ta ted  by 360° 
and tilted  by 90 0 through its axis. The transport probe is surrounded by a 
bellows th a t collapses as the probe arm  moves throughout the various 
chambers. Because the introduction cham ber supports a relatively weak 
vacuum, isolation is required between the introduction and other chambers.
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Figure 2*1. Schematic diagram of the Perkin Elmer Model 400 Molecular 
BeamEpitaxyMachine.
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The tran sp o rt arm  slides through a teflon o-ring th a t isolates the two 
cham bers when the arm  is in the ultra-high vacuum . W hen the arm  is fully 
w ithdraw n from the system, the chambers are isolated by a pneum atic gate 
valve.
The starting  semiconductor wafer, typically a (100) GaAs substra te , is 
m ounted on a molybdenum (Mo) block by indium solder. A lthough the 
indium is molten above 130 0 C, the GaAs wafer is held to the Mo block by 
surface tension. The Mo block is a ttached  to the sample holder with two 
high purity  stainless steel screws. Located a t the back of the Mo block in 
the center of the sample holder is a thermocouple th a t  is used to m onitor 
the tem peratu re  of the GaAs substra te . Good therm al con tact between the 
therm ocouple and Mo block is very im portan t in order to accurately 
determ ine the substra te  tem perature  and is checked by electrical 
conductivity before each growth.
Both the analysis and growth chambers comprise the u ltra-high vacuum  
portion of the MBE system and m aintain  a room tem peratu re  base pressure 
of IxlO-10 Torr. As Fig. 2.1 indicates, the analysis cham ber is pumped by a 
200 lite r/sec  ion pump, and the growth cham ber is pum ped by a 2000 
liter/sec  closed-cycle helium cryopump. The pressure in each cham ber is 
m onitored w ith nude ion gauges.
The analysis cham ber contains several in situ diagnostic tools for 
evaluating the composition and quality of the sem iconductor surface. For 
example, in the MIS work, the arsenic is desorbed (evaporated) from the 
GaAs epilayers in the analysis cham ber while m onitoring the surface with 
Auger electron spectroscopy (AES). While not used in this research, the 
analysis cham ber also contains an x-ray excitation source for electron 
spectroscopy for chemical analysis (ESCA) of the surface and an ion 
sputtering  gun for etching the sem iconductor surface.
Auger electron spectroscopy is a surface diagnostic m easurem ent th a t 
reveals the atomic m akeup of a semiconductor surface. M edium energy 
electrons are directed a t the GaAs substra te  and cause Auger electrons to be 
em itted  from the atoms near the surface of the sem iconductor (within the 
top 30A). The Auger electrons are collected by a cylindrical m irror analyzer 
a t the top of the cham ber. Each collected electron has an energy which is 
dependent on the source atom . Hence, an AES plot indicates the 
constituents of the surface of the semiconductor. AES scans are u s e d  in this 
work to verify the presence of the arsenic passivation layer, to check when
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the arsenic layer has been desorbed, and to look for im purities such as 
oxygen, carbon, and indium on both the GaAs and ZnSe surfaces.
As its nam e implies, the m aterial deposition takes place in the growth 
cham ber. Like the analysis cham ber, the growth cham ber contains several 
in situ diagnostic tools, such as reflection high energy electron diffraction ;t 
(RHEED) and a quadrapole mass analyzer. The mass analyzer is used in 
determ ining the background im purities in the ultra-high vacuum  while 
RHEED, as explained in Chap. 3, is used to  evaluate the crystal s truc tu re  
and quality of the growing compound sem iconductor. A quartz crystal 
m onitor in the II-VI machine is s itua ted  opposite the source ovens near the 
growth position of the sample and is used to determ ine the m olecular beam  
fluxes. Also, near the growth position in both m achines is a liquid nitrogen 
shroud for absorbing the excess beam  flux and residual background 
impurities. W hen the shroud is cold, the pressure in the growth cham ber is 
typically 5x l0_l1 Torr.
The source m aterials are evaporated  from effusion ovens, and up to 
eight different elem ents or compounds can be evaporated . The m aterial is 
housed in boron nitride crucibles of two different sizes, 2cc and 20cc. The 
source m aterial is heated  by passing electric current through heater wire 
th a t is w rapped around the crucibles. The elem ents evaporate w ithout 
melting and form a m olecular beam. A therm ocouple, in conjunction with a 
proportional-integral-derivative feedback controller, keeps the oven 
tem peratures (180-1000 0 C) a t + /-  I 0C of the desired set point. To 
minimize cross contam ination and heating from different ovens, each oven is 
surrounded by a second liquid nitrogen shroud.
Each source oven has an air ac tu a ted  sh u tte r over the m outh of the 
oven th a t regulates the molecular flux. The shu tters allow fluxes to be 
switched on and off very quickly. In conjunction w ith the low growth rate , 
the shu tters help realize the growth of u ltra-th in  sem iconductor layers as 
th in  as' several monolayers. The same tem peratu re  controller can also be 
used to au tom atically  open and close the source shu tters. The ability  to 
control the beam  fluxes is one of the m any advantages th a t MBE has over 
other epitaxial growth systems.
2.2 I I I -V E p ita x y
The MIS heterostructures consist of ZnSe deposited on different doped 
or undoped layers of GaAs. Table I shows the twelve films grown to date
1,3
Table I. S tructure of the 12 MIS samples grown to date. The starting  
substra tes have (100) orientation. The ZnSe is IOOOA thick 
except for the first film which is 1.3/tm thick. (n:n-type, p:p- 
type, SIrsemi-insulating), CV rcurrent-voltage of a MIS 
capacitor, EM: enhancem ent-m ode transistor, DM:depletion-
mode transistor, and SC:solar cell.
No. Sub Epi Doping(cm 3) (//m) a PP1-
I n + SI 5.0
' 2 n n I .Oel7 2.10 CV
3 p+ p 1.5el7 1.56 CV
4 n n I. Oe 17 2.10 CV
5 n n 1.0el7 1.30 CV
6 SI SI 1.67 EM
7 ■" SI n 1.5el6 0.40 DM
SI 1.00
8 SI SI 1.37 EM
9 SI n 3.0el7 0.14 DM
SI 1.20
10 SI SI 1.25 EM
Tl n-f- P 3.0el8 0.40 SC
n- 2.0el7 2.00
n + 8.0el7 0.50
12 SI n 3.0el7 0.10 DM
SI 1.00 I
indicating their s truc tu re  and electrical device application. The first MIS 
heterostructu re  was a 1.3//.m ZnSe film grown on undoped GaAs. Films 2 
through 5 were IOOOA ZnSc on doped epitaxial layers of GaAs for use in MIS 
capacito r studies. The next six structu res were grown on semi-insulating 
GaAs su b stra tes  for use in transisto r devices. Films 7,9, and 12 were doped 
channel M ISFETS and 6,8 arid 10 were designed for enhancem ent-m ode 
transisto rs. Because of various problems th a t developed in both epitaxial 
system s, film 7 was the only successful depletion-mode transistor, and its 
fabrication  and characterization  are reported in chapters 4 and 5. Film 11 
was a solar cell consisting of a GaAs p-n junction.
The GaAs epitaxy consists of four sequences: (l) sample preparation , (2) 
oxygen desorption, (3) GaAs deposition, and (4) arsenic passivation. The 
in te rru p ted  MBE growth, beginning with wafer p reparation , is performed in 
one day in order to minimize contam ination.
2.2.1 S am p leP rep a ra tio n
The first, and most im portan t step in the MBE growth of MIS 
structu res, is the p reparation  of the GaAs substra te . The sample 
p reparation  has been given elsewhere in detail [19] but is repeated here for 
sake of clarity. The three main steps in the GaAs substra te  p reparation  are 
(i) degrease of the tools and sample, (ii) etching of approxim ately 10/im of 
GaAs, and (ill) m ounting of the su b stra te  on the Mo block w ith indium.
To begin, both the glassware and stainless steel utensils used in other 
p a rts  of the sam ple preparation  are cleaned. The m etal tools are cleaned 
w ith a three p a rt degrease outlined in Table 2. The degrease removes 
hydrocarbons and other organic m aterials th a t are extrem ely difficult to 
pum p in an ultra-high vacuum . The degrease consists of boiling in 
trich loroethane and subsequent ultrasonic cleaning in acetone and m ethanol. 
The glassware and teflon articles are purified using an aqua-regia chemical 
etch. Aqua regia consists of 3:1 HCL to HNO3 and is orange and bubbly 
when properly mixed.
Along w ith the stainless steel wares, the GaAs substra te  is also 
degreased. Both Sumitomo and M a-Com GaAs substra tes are used in this 
work. A fter cleaving the wafer, IOmm x 20mm x 450/zm, the substra te  is 
degreased using the same procedure outlined in Table 2. Following the 
m ethanol cleaning, the  sam ple is rinsed in deionized w ater (DTLH2O) and 
dryed w ith nitrogen gas. The sample is now ready to be etched.
15
Table 2. Degrease procedure for both stainless steel ware and GaAs 
substrates.
TIME (min.) SOLVENT AGITATION
5 TCA Boiling
5 TCA Boiling
10 ACE U ltrasonic
10 M ETIi Ultrasonic
5 H 2O Rinse
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Approxim ately 10//,m of GaAs m aterial is removed with a 80 second dip 
in 60 0 C 5:1:1 H2SO4 : H2O2 : H2O. The GaAs sample is then rinsed for 
several m inutes in D.l. H2O. While in the H2O, a thin layer of oxide is 
grown on the freshly etched GaAs. Consisting of As205  and G a2Og, the 
oxides p ro tect the GaAs surface during m ounting and subsequent exposure 
to  room air.
To complete the sample preparation , the GaAs substra te  is dryed and 
m ounted on the Mo block with indium. The back side of the wafer is wet by 
moving the substra te  back and forth in the molten indium. A fter the wafer 
adheres to the Mo block, the sample is cooled, and the excess indium is 
removed from the block with a blade. Because of its low vapor pressure, very 
little  indium evaporates during the film deposition.
2.2.2 Oxide Desorption and GaAs Epitaxy
Im m ediately following the substra te  preparation , the Mo block is 
m ounted on the sample holder with the m etal screws and the therm ocouple 
is electrically checked to see if it is making good contact to the Mo block. 
The introduction cham ber is then pum ped to a t least IxlO-4 Torr.
The GaAs wafer is first transported  to the analysis cham ber for initial 
therm al cleaning and characterization  of the  substra te  surface. The wafer is 
heated  to a t least 350 0 C in order to drive off w ater vapor. Even though 
the GaAs is protected by a thin oxide layer, carbon can sometimes be 
adsorbed onto the substra te  surface. The carbon can be evaporated  with 
the oxide if it is loosely bonded to the GaAs substrate . Chang [20] has 
shown th a t adsorbed carbon is weakly bonded a t first to the su b stra te  bu t 
th a t  exposure to the AES electron beam  strengthens the atomic bond if the 
su b stra te  tem perature  is below 350 °C. Therefore, the substra te  is analyzed 
by AES only after the tem peratu re  reaches 350 ° C. Typically, an AES scan 
of the GaAs surface a t this point displays large oxygen, g a llium /and  arsenic 
peaks. Figure 2.2 is a representative AES plot of a GaAs substra te  before 
the oxygen has been desorbed. The scan indicates the presence of oxygen, 
gallium and arsenic and are appropriately  labeled. To the left of the oxygen 
peak appears a very small deflection a t an electron energy of 272eV, the 
energy for carbon contam ination. The carbon peak is labeled w ith a small 
le tte r c (the blip to the right of the carbon is noise).
Before the sample enters the growth cham ber, the source ovens are 
heated  to the appropriate  growth tem perature. The source ovens used in
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Figure 2.2. An AES scan of a GaAs substra te  a t 350 0 G prior to oxygen 
desorption. A small carbon peak is also present.
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the III-V deposition are a 20cc gallium, a 200cc arsenic cracker, a 2cc silicon 
(n-type dopant), and a 2cc beryllium (p-type dopant). The arsenic source 
oven is termed a cracker because the molecular arsenic flux originating from 
it consists of As2 which has been separated  or "cracked” from As4. As2 
bonds to the Ga atoms more efficiently than  the tetrarner of arsenic.
Once the s ta te  of the GaAs surface has been assessed, the GaAs sam ple 
is moved to the growth cham ber in an overpressure of arsenic. The RHEED 
image of the crystal is now used to  monitor the desorption of the th in  oxide 
layer. (See section 3.3 for a discussion of RHEED) The sub stra te  
tem perature is raised very quickly tow ards 580 0 C where the G a2O3 is known 
to desorb. As2O5 comes off well below 580 0 C and is therefore not a 
consideration a t these tem peratures. The initial diffraction p a tte rn  due to 
the amorphous oxide appears as a halo with no definite lines or spots. As 
the oxide comes off, diffraction streaks appear and eventually dom inate the 
pattern . A t this point, the substra te  tem perature  is raised by 10-20 0 C to 
ensure th a t the growth tem peratu re  will be over 580 0 C. GaAs can be 
efficiently grown from 580-650 0C . -
As soon as the substra te  tem peratu re  stabilizes, taking about 2 
minutes, the gallium sh u tte r is opened, in itiating the growth of the GaAs. 
At this point, the RHEED p a tte rn  appears spo tty  and dim bu t soon 
brightens into streaks as monolayers of GaAs are deposited. Usually, 
reconstruction lines will be seen between the main order diffraction streaks. 
A 2 .x 4 As stabilized surface reconstruction is often observed and preferred 
for maximum crystal stoichiom etry. The typical growth ra te  for the GaAs is 
0.7/im per hour and has been confirmed from RHEED intensity  oscillations. 
The calibration of the growth ra te  from the intensity oscillations will be 
discussed in the next chapter.
2.2.3 Arsenic Passivation
Upon completion of the growth of the GaAs layers in the III-V system, 
the surface is passivated w ith amorphous arsenic. The GaAs growth is 
term inated by closing the ^Ga sh u tte r with the As left open. The sam ple is 
now cooled to room tem peratu re. As the substra te  tem peratu re  is reduced, 
the arsenic begins to adsorb to the GaAs surface and the RHEED p a tte rn  
becomes less streaky and more diffuse. A t around IOO 0C, the diffraction 
streaks disappear completely leaving behind a dim halo-like p a tte rn . The 
sample is cooled to slightly below room tem peratu re  20-25 0 C requiring
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approxim ately 25-30 minutes.
To expedite the cooling process, the sample block can be placed in 
in tim ate contact w ith the MBE system ’s liquid nitrogen shroud. A fter 
closing the Ga shutter, the probe arm  is w ithdraw n by approxim ately 2cm 
and tilted  by 20-30° until it rests on the shroud. It has been shown 
experim entally th a t contact w ith the shroud is not necessary for rapid 
cooling of the sample. By simply moving the sample holder w ithin the 
vicinity of the liquid nitrogen shroud, a cooling time of 30 m inutes is 
achieved. It has not, however, been established th a t the sample m ust be 
cooled to room tem perature for a sufficiently thick arsenic layer to be 
deposited. The samples in this work are processed according to K ow alczyk’s 
[16] research where the substra te  is cooled to below room tem peratu re. As 
in Kowalczyk’s work, ' the thickness of the am orphous arsenic layer is 
suspected to be between lOO-lOOOA depending on the flux of arsenic and the 
ra te  a t which the substra te  is cooled.
Once the sample reaches 20-25 0 C, the arsenic deposition Js  term inated  
and the sample is moved to the analysis cham ber. AES of the wafer reveals 
only an As peak, confirming the presence of the passivating layer. The 
sample is then w ithdraw n to the intro cham ber. To complete the III-V 
work, the Mo block with sample is transferred  through air to the 
introduction cham ber of the II-VI machine. The sample is quickly m ounted 
w ith screws and the cham ber is pumped to IxlO 4 Tori\ The sample is now 
ready for the II-VI epitaxy.
2.3 II-VI E p ita x y
The II-VI growth sequence consists of two parts , desorbing the arsenic 
layer and subsequent epitaxy of the ZnSe. In order to elim inate variables in 
interpreting device and m aterial characteristics, the ZnSe growth is 
virtually  the same for all bu t one film. (In film ZOOEG320-5, the sample 
was not heated  above the ZnSe growth tem peratu re  a fter the arsenic layer 
was desorbed. As pointed out in this section, this was not the case for the 
other films which were all heated  to a t least 500 0 C.)
2.3.1 Arsenic Desorption
The first step in preparing the sample for ZnSe epitaxy is therm al 
cleaning in th e  analysis cham ber. A fter moving the sam ple to the AES 
position, the sample is heated  to 200 p C for 15 m inutes in order to evaporate
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w ater vapor. Because the arsenic begins to desorb from the am orphous 
layer a t 270 ° C, an AES scan of the surface is taken  a t a substra te  
tem peratu re  (Tsub) of 250 ° C. A representative AES plot of the am orphous 
As layer of ZOOEG320-7 appears in Figure 2.3. Notice in the scan the 
presence of an  arsenic peak b u t no gallium peak, confirming the presence of 
the passivating layer. Also note there is no detected oxygen a t this point in 
the s truc tu re .
A fter confirming the presence of the passivating layer of arsenic, the 
am orphous arsenic is desorbed while monitoring with AES. An AES scan of 
800-1300eV perm its observation of both the main Ga peak (l070eV) and the 
main As peak (l228eV). Tsub is increased in steps of I O0C every five min. 
s tarting  a t 250 ° C. A round Tsub of 270 0 C, the pressure in the analysis 
cham ber (Pa ) increases to the mid IO-9 Torr range. Arsenic is believed to 
be desorbing from the GaAs surface a t this tem peratu re  bu t a t a very slow 
rate. Until the gallium peak appears in the AES scan, Tsub is continually 
raised in intervals of 10 ° C. The gallium peak typically appears around 
300-310 ° C with P a in the  low 10~7 Torr range. Once the gallium peak is 
present, the sam ple is heated  a t 300-310° C for 2 m inutes to ensure th a t the 
arsenic desorbs com pletely over the entire wafer.
Tsub is now reduced to 250 0 C and another AES scan is taken . Figure
2.4 depicts the preserved GaAs surface after arsenic desorption for 
ZOOEG32G-7. Notice a t this point a small oxygen peak a t 503eV. Because 
oxygen a t the GaAs interface can lead to undesirable surface s ta tes  th a t  
cause Ferm i level pinning [6], the oxide is desorbed by therm al heating. The 
oxide desorption is m onitored with AES similar to the procedure for 
desorbing the oxide from the  s tarting  GaAs substra te . Preceding the 
d isappearance of the AES oxygen peak, the analysis cham ber pressure rises 
to  the IO-8 Torr range and  then  quickly falls to the mid IO""9 Torr range. To 
completely desorb the oxide over the entire wafer, the sample is heated  a t 
500-510 0 C for 2 m inutes. Tsub is then lowered and the sample is moved 
into the grow th cham ber.
The presence of the  oxygen a t the GaAs epilayer surface m ight suggest 
th a t  the arsenic layer is not protecting the GaAs surface during the transfer 
between MBE systems. However, it has been experim entally determ ined th a t 
the oxygen is most likely introduced before the sample is removed from the 
III-V system. (A GaAs epilayer was passivated w ith arsenic and then 
desorbed w ithout removing the w afer from the III-V system; in this case
1100 1300
Electron Energy (eV)
'Figilfe 2.3. An AES scan of the arsenic passivated GaAs epilayer after the 
transfer from the III-V MBE machine. The scan is taken at 
250 0 C and shows no gallium, oxygen, or carbon.
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Figure 2.4. The AES scan of the GaAs epilayer after the arsenic layer is 
desorbed displaying a small amount of oxygen.
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oxygen was still observed on the surface of the GaAs.) The oxygen is 
believed to en ter through leaky shu tter mechanisms in the III-V MBE system 
and adheres to the GaAs following the term ination of the growth and prior 
to the form ation of the arsenic overlayer. After repair of the leaks in the 
III-V machine and as the oxygen is gettered during repeated use of the 
m achine, the size of the AES oxygen peak decreases. However, in ’ the 
m anner used in this work, AES does not give reliable quan tita tive  
inform ation on surface species but only confirms the presence of a 
contam inant. Even if no oxygen peak appears on AES, there may be enough 
contam ination to dam age the interface electrically.
2.3.2 ZnSe Growth Param eters and Epitaxy
The 20cc selenium and 20cc zinc source ovens are heated to the 
deposition tem peratu res before the sample enters the vacuum  system. 
Typically, the Se is heated  to 180 - 185 0 C while the Zn is heated  to 300 - 
305 0 C. A t these respective tem peratures, a beam flux of 3.OxlO14 
a to m s/cm 2sec is m easured by a quartz crystal monitor which is located near 
the growth position. The resonant frequency of the quartz crystal decreases 
as m aterial deposits on the crystal. By calculating the ra te  a t which the 
resonant frequency decreases with respect to the rate  a t which m aterial is 
deposited on the crystal, the molecular fluxes can be determ ined. The 
molecular fluxes are related to the rate  of change of the resonant frequency 
of the quartz crystal by two constants, 1.17xl014a tom s/cm 2Hz for Zn and 
9.7lx l0 13a to m s/cm 2Hz for Se. The Zn and Se molecular fluxes are both set 
a t 3.OxlO14 a tom s/cm 2sec in order to give a Se-to-Zn flux ratio  a t the 
su b stra te  of approxim ately one. A t unity flux and a substrate  tem perature 
of 320 0 C, the ZnSe grows a t approxim ately lA /sec.
The ZnSe growth param eters are chosen based on successful film growth 
a t Purdue [12] and a t other laboratories (Yoneda) [3]. Using these growth 
param eters, high resistivity films have been grown a t both laboratories. As 
em phasized in C hapter one, high resistivity ZnSe is essential for insulating 
applications. In the work by Yoneda [3], the ZnSe of resistivity IO4Ucm was 
grown a t a GaAs substra te  tem perature of 320 0 C and a Se-to-Zn flux ratio  
of two. Yoneda a ttrib u ted  the high resistivity of the ZnSe to the use of 
m ultiple distilled selenium source m aterial. Research a t Purdue agrees with 
this result. In our laboratory, both the zinc and selenium source m aterial 
are purified by multiple distillation. Thin film, undoped ZnSe (2//m) grown 
with distilled source m aterial a t a flux ratio of one and tem perature  of
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320 0 C has dem onstrated a resistivity a t least greater than  IO4Hcm. W ork 
by Yao has produced low resistivity (lHcm) undoped ZnSe grown a t 320 C 
and unity beam  flux [2]. We believe th a t in Y ao’s work low resistivity ZnSe 
is obtained because of the purity  of the starting  source m aterials and not 
because of the growth conditions.
The early stages of the ZnSe deposition is monitored by RHEED and is 
fully discussed in C hapter 3. The substra te  is heated to  320 0 C before 
nucleation. Because the arsenic overlayer desorbs around the expected 
value of 270 0 C, the sample therm ocouple is considered som ewhat calibrated 
a t 320 0 C. Once the sample is a t the  growth tem peratu re, the .ZnSe growth 
is in itiated by opening the Zn and Se source shu tters. Because the growth 
rate  is I A /sec, the film is deposited for 1000 seconds. The growth cham ber 
pressure is typically 7.3 - 7.5 x l0 “ 9 Torr during the ZnSe epitaxy. The 
growth is term inated by closing the Zn and Se shu tters, and the sample is
moved unheated to the analysis cham ber.
A final AES plot of the ZnSe a t T su b = 2 5 0 °C , Figure 2.5, shows both 
Zn and a Se peaks. The impinging electrons result in observable bright 
blue catbodeluminescence from the ZnSe. No oxygen or carbon are seen in 
the  final AES scan. The MIS struc tu re  is now complete and the film is 
moved to the introduction cham ber for removal from the system.
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Figure 2.5. The final AES plot showing the presence of Zn and Se peaks, 
confirming the growth of ZnSe on the GaAs epilayer. No 
carbon or oxygen are detected.
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C H A PT E R  3
M A T E R IA L  C H A R A C T E R IZ A T IO N
3.1 N ilc lea tio n  S tu d ies by RH EED
The early stages of ZnSe growth on GaAs epilayers has been studied 
using reflection high energy electron diffraction (RHEED). RHEED is an 
excellent in situ diagnostic tool because it can be used to m onitor the 
epitaxy w ithout disturbing the film growth. RHEED is perform ed by 
impinging a medium energy electron beam (lOKV) onto the sem iconductor 
surface with a glancing angle of 1-2° , as illustrated  in Figure 3.1. The 
diffracted electrons illum inate a phosphor coated screen on the inside wall of 
the growth cham ber forming a diffraction p a tte rn  which can be observed 
exterior to the vacuum. In this work, we are prim arily concerned with two 
different p a tte rn s th a t are typically seen on the screen, streaks and spots. 
Reflection electron diffraction from planar, smooth surfaces produces a 
streaked  diffraction p a tte rn , while diffraction from rough, non-planar 
surfaces results in circular spots [21], By observing the diffraction p a tte rn  
and its evolution with time, the nature of the ZnSe nucleation on th e  GaAs 
surface is determ ined.
The evolution of the RHEED pa ttern  during nucleation of ZnSe on MBE 
GaAs epilayers contradicts w hat is typically observed by various research 
groups [22,23,24] using bulk GaAs substrates. In most II-VI epitaxy, ZnSe is 
nucleated on GaAs substrates th a t are therm ally cleaned a t 580-600 0 C to 
desorb the GaAs oxides. W ithout an overpressure of As, this type of 
therm al cleaning results in the loss of arsenic from the surface creating a 
transition  structu re  between an As-stabilized and a Ga-stabilized surface. A 
Ga-rich surface will result for excessive high tem perature  heating of the 
GaAs substra te . W hen ZnSe is nucleated on these various surfaces, the 
RHEED p a tte rn  becomes very spotty  for several minutes. The appearance 
of the diffraction spots suggests th a t the initial ZnSe surface is rough, 
consisting of islands of ZnSe th a t have been nucleated by a three 
dimensional growth mechanism. As the ZnSe islands coalesce forming a
Growth Chamber
F l u o r e s c e n t
S c r e e nS u s b s t r a t e
E-Gun
D i f f r a c t e d
E le c t r o n sProbe
Figure 3.1. Schematic diagram of the RHEED setup in the growth chamber 
of the MBE. The impinging electrons with a glancing angle of 
1-2 ° are diffracted from the semiconductor and terminate on a 
fluorescent screen resulting in a diffraction pattern that can be 
monitored during the film growth.
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sm oother growth front, the diffraction streaks will again appear. To 
summarize, ZnSe th a t is nucleated on GaAs substra tes nucleates three 
dimensionally, causing the RHEED p a tte rn  to consist of fuzzy spots for 
several minutes into the epitaxy.
The evolution of the RHEED p a tte rn  for ZnSe nucleated on a GaAs 
epilayer (ZOOEG320-2) appears in Figure 3.2. The beginning diffraction 
p a tte rn  of the GaAs epilayer surface in a [l 10] azim uth, Fig. 3.2(a), shows 
bright integral order diffraction streaks. Often, the diffraction p a tte rn  of 
the GaAs epilayers is brighter and more distinct th an  th a t of a GaAs 
substrate . Upon nucleation of the ZnSe, the p a tte rn  dims briefly bu t quickly 
returns to streaks with very little spottiness. The observation of the 
strongly streaked RHEED p a tte rn  and the early presence of reconstruction 
lines ( — 9sec.) suggest a more two dimensional (2D) ZnSe growth 
mechanism [12].. In the case of two dimensional growth, the ZnSe essentially 
completes one layer of atom s before the next layer of atom s becomes 
incorporated. The surface front of the ZnSe nucleated on the GaAs(epi) is 
atomically smooth, unlike the nucleation of ZnSe on the GaAs su b stra te  
where the surface is rough because of the initial island form ation.
Nucleation studies by Tam argo [25] have recently observed both two- 
dimensional and three-dimensional nucleation of ZnSe on GaAs. In this 
work, ZnSe was deposited on four types of GaAs surfaces; Ga-rich GaAs 
substrates and epilayers and As-rich GaAs substra tes and epilayers. The 
films were grown in a m odular MBE system where m ultiple growth cham bers 
were connected by a single ultra-high vacuum  transfer tube. For ZnSe 
nucleated on Ga-rich GaAs, both substrates and epilayers, fuzzy RHEED 
spots, th a t lasted for several m inutes were observed, suggesting a three- 
dimensional nucleation behavior. On the other hand, the ZnSe nucleated on 
As-rich GaAs showed a more two-dimensional growth mechanism  with the 
RHEED p a tte rn  displaying almost no spottiness. Tam argo suggested th a t 
the critical param eter to obtain two-dimensional nucleation was the type of 
surface term ination of the GaAs. Our results are partia lly  consistent w ith 
these findings because the GaAs epilayers used in our work were typically 
As-stabilized. However, layer-by-layer growth has been observed for ZnSe 
nucleated on the transitional GaAs surfaces where the surface was neither 
Ga or As rich.
The two-dimensional growth of ZnSe on GaAs epilayers is further 
confirmed by the observation of intensity oscillations in the RHEED p a tte rn . 
In MBE grown GaAs films, oscillations in the intensity  of the diffraction
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Figure 3.2. Evolution of the RHEED p a tte rn  for the nucleation of ZnSe on 
a GaAs MBE-grown epilayer for (a) t = 0 s r (F) F=Q s, (c) t — 29s, 
(d) t= 1 5 0 s , and (e) t= 1 5 m in . The [110] azim uth is shown 
with the substra te  a t 320 0 C.
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p a tte rn  [26] has been associated with a layer-by-layer growth mechanism. 
The variation in the intensity of the RHEED p a tte rn  is related to changes in 
surface roughness. In layer-by-layer growth, the smoothness of the surface is 
believed to  vary periodically as is illustra ted  in Figure 3.3 (reproduced from 
ref. 26). Neave and Joyce [26] have defined a param eter 0  which represents 
the fractional layer coverage, of the GaAs surface. For 0  equal to zero and 
one, the GaAs surface is a t maximum smoothness and reflectivity. The 
minimum reflectivity occurs when the layer is half complete such th a t 0  
equals one-half. Consequently, as 0  oscillates between zero and one in the 
layer-by-layer deposition, the intensity of the diffraction p a tte rn  also 
oscillates. Each oscillation represents the growth of one monolayer of GaAs. 
(A monolayer is defined as one layer of Ga atom s and one layer of As atoms 
which is equivalent to half of a unit cell of GaAs.) Oscillations in the 
RHEED pa tte rn  have previously been observed a t Purdue for the II-VI 
compounds ZnSe and MnSe [27].
The RHEED intensity oscillations (RIOs) are observed by converting the 
light from the fluorescent screen into an electrical signal. The RlO setup is 
illustrated in Figure 3.4. F irst, the fluorescence is collected by an optical 
fiber th a t is m ounted on a x-y stage on the focal plane of a Hasselblad IOOC 
cam era. A precision 500/im apertu re  is placed on the end of the optical 
fiber. The collected light is converted into an electrical signal by a 
photom ultiplier tube having an S-IO photocathode. The electrical signal from 
the multiplier is then amplified and displayed on a tim e base chart recorder.
The intensity variations for ZnSe on GaAs epilayers, showing the layer- 
by-layer growth mechanism, appear in Figure 3.5. These 120 oscillations are 
detected from the specular spot in the [210] azim uth for ZGOEG320-7. In 
our case, the period of the oscillations represents the growth of one 
monolayer of ZnSe^ From  the period of the oscillations, a growth ra te  of 
approxim ately I A /sec is calculated ( g = a 0/(2T)). The 120 oscillations 
represent layer-by-layer growth for over one-third of the ZnSe growth 
duration. The dam ping of the oscillations is a ttr ib u ted  to additional ZnSe 
layers (three m olecular monolayers) forming before completion of the 
underlying monolayers [26].
In contrast to the in tensity  oscillations seen in Figure 3.5, the 
Iiucleation of ZnSe on a GaAs su bstra te  results in very little  intensity 
variation. Shown in Figure 3.6, the specular spot in this case initially 





Figure 3.3. Illustration of how layer-by-layer growth causes a periodic 
variation in the surface reflectivity [26]. For B (percent 
surface coverage) of 0 and I, the surface is a t maximum 
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Figure 3.4. Schematic diagram of the detection system for monitoring the 
oscillations in the RHEED pattern.
Figure 3.5. RHEED oscillations observed in the [210] during the nucleation 
of ZnSe on a GaAs epilayer at 320 0 C substrate temperature. 
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Figivlfe 3.6. Intensity variation of the specular spot observed during the 
nucleation of ZnSe on a GaAs substrate at 400 ° C. The higher 
substrate temperature would be expected to favor two 
dimensional nucleation.
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variation in the beam  intensity  is observed when InGaAs grows three 
dimensionally on GaAs epilayers [28] and agrees with the m anner in which 
the RHEED p a tte rn  evolves under observation with the naked eye as 
previously discussed.
In sum m ary, the evolution of the RHEED p a tte rn  for ZnSe on GaAs 
epilayers indicates a layer-by-layer growth m echanism where streaks are 
seen in the p a tte rn  after only a few seconds. RHEED intensity  oscillations 
of the specular spot also confirm th a t ZnSe nucleates two-dimensionally on 
As-stablized GaAs epilayers. In contrast, ZnSe nucleated on Ga-rich GaAs 
substra tes show three-dim ensional growth behavior where ZnSe island 
form ation leads to a dim spotty  p a tte rn  and a lack of intensity  oscillations.
3.2 M icro stru c tu re  A n a lysis  o f ZnSe on G aA s(epi)
The following is a sum m ary of the m icrostructure analysis of the 
ZnSe/GaAs(epi) heterostructure performed by C. Choi and N. O tsuka a t 
Purdue [29]. Choi and O tsuka use transmission electron microscopy (TEM) 
to look a t the interface between the two m aterials and also to study
dislocations and defects in the heterostructure.
X-ray m easurem ents of the lattice param eter of ZnSe grown on GaAs as 
a function of film thickness have revealed a substan tia l increase in the 
perpendicular la ttice param eter for ZnSe film thicknesses below 2000A. 
Because ZnSe and GaAs have different lattice spacings (ZnSe(bulk) =  
5.66942A, GaAs(bulk) =  5.6533A, 0.25% lattice m ism atch), very thin ZnSe 
layers suffer te tragonal distortion to accommodate the la ttice m ism atch. As 
the ZnSe in-plane lattice constant is reduced to m atch the la ttice constan t 
of the GaAs, the perpendicular or norm al lattice constan t of ZnSe expands. 
The expansion can be visualized as two different size boxes becoming 
adjoined a t one side. If the to ta l area of each box remains fixed, as the 
larger box reduces its w idth, its length must accordingly expand. The ZnSe 
is the larger box, obviously, and remains as a distorted sem iconductor until 
the d istortion is relaxed by the generation of misfit dislocations. The film 
thickness where the misfit dislocations occur is called the critical thickness.
In the x-ray d a ta  given by T. Yao [30], one sees the effect of the 
compressive stra in  on the norm al lattice constant of ZnSe, Figure 3.7. The 
dark  circles and the dashed line represent the normal and bulk ZnSe lattice  
constants, respectively. According to the figure, as the ZnSe film thickness 





Fighre 3,7. L attice spacing norm al to the ZnSe epilayer as m easured by x- 
fay diffraction [30]. The dark spots are the m ain diffraction 
peaks Ivhile the dashed line is the bulk ZnSe la ttice constant.
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d a ta  is in terpreted  as the ZnSe film thickness for which the strain  is being 
relieved by misfit dislocations. After the stra in  is relieved, the lattice  
constan t becomes close to th a t of bulk ZnSe and decreases for ZnSe greater 
th an  l//,m. The reduction of the normal la ttice  constant a t this point is 
thought to result from the difference in therm al expansion coefficients 
between ZnSe and GaAs which are reported to be 6.8x10 6/K  and 
5.7 x l0 _6/K , respectively [30].
Because the ZnSe film thickness in the MIS devices is approxim ately 
IOOOA, the ZnSe is expected to be "pseudomorphic" such th a t the parallel 
atom ic spacing of the ZnSe and the GaAs are the same. In this case, misfit 
dislocations are not expected to be present in the ZnSe which implys th a t 
the in terface between the two m aterials should be coherent and free of 
defects. To confirm the pseudomorphic na tu re  of the ZnSe, the 
he terostructure  is examined with cross-sectional transmission electron 
microscopy. TEM monitors the transm ission of high energy electrons 
through a very thin slice of the sem iconductor and produces an image of the 
atom ic lattice. Because TEM utilizes very high energy electrons (200KV), 
the m easurem ent can detect atomic arrangem ents with a resolution as small 
as 2.3A.
Figure 3.8 shows a cross-sectional bright field image of the IOOOA ZnSe 
epilayer grown on the MBE-grown GaAs epilayer. The interface appears as 
a sharp  s tra igh t line with the epilayers free of the evidence of threading 
dislocations, thus confirming the pseudom orphic natu re  of the ZnSe. In 
con trast, Figure 3.9 shows a plan-view dark  field image of a 1.3/xm ZnSe film 
grown on a GaAs epilayer, ZOOEG320-1. A network of strain-relieving 
misfit and threading  dislocations is clearly seen. In this film, dislocations are 
expected because the ZnSe is much thicker than  the critical thickness of
I5OOA-2OOOA.
Even more interesting, a high resolution electron microscope (HREM) 
image of the pseudomorphic ZnSe/GaA s (epi) interface shows a coherent 
atom ically  sharp interface, Figure 3.10. The arrow in Fig. 3.10 indicates 
the location of the interface. It is alm ost impossible to observe any 
difference between the two sides of the picture, indicating th a t the 
pseudom orhpic ZnSe/GaAs(epi) interface is coherent. On the other hand, the 
ZnSe/G aA s(substrate) interface does not appear coherent and featureless in 
a HREM image [Il ] . The interface contains wavy, step-like boundary 
images which indicate the presence of small pits and steps. Because GaAs 
su b stra tes  are m echanically polished and chemically etched, these types of
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Figure 3.8. A cross-sectional bright field TEM image of a IOOOA ZnSe film 
on a GaAs epilayer showing the absence of threading and 
misfit dislocations.
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Figure 3.9. A plan view dark field image of the ZnSe/GaA s interface 
showing a network of misfit dislocation. The ZnSe Iayor 
thickness is 1.3/v.m.
Figtire 3.10. A high resolution electron micrograph of the ZnSe/GaAs 
epilayer interface showing coherent contact between the two 
crystals. The arrow indicates the heterostructure interface.
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defects are expected. It is thought that these surface imperfections are 
potential nucleation sites where ZnSe can: form islands during the initial
nucleation on the GaAs substrate .
Hence, TEM analysis of the IOOOA ZnSe grown on GaAs epilayers 
reveals a coherent interface and a misfit dislocation free heterointerface. In 
this case, the ZnSe is a pseudomorphic layer with the same in-plane atom ic 
spacing as the underlying GaAs, For ZnSe film thicknesses greater than  the
critical thickness, threading and misfit dislocations are  observed.
3.3 P h o to lu m in escen ce  o f P seu d o m o rp h ic  ZnSe
Photoluminescence (PL) m easurem ents, like TEM, reveal inform ation 
about the strained na tu re  of the IOOOA ZnSe/GaAs (epi) heterostructures. 
Not only does the lattice m ism atch between the ZnSe and GaAs cause the 
lattice to d isto rt, it also causes changes in the ZnSe energy bands. PL 
experiments use laser light to study the natu re  of these changes.
Typically, .photoluminescence is perform ed by exciting valence band 
electrons into the conduction band w ith photons,from  a laser source. W hen 
the electrons recombine to the valence band, they emit light (luminescence) 
a t particu lar wavelengths; it is the analysis of this luminescence th a t gives 
inform ation about the changes in the energy band structu re  of the 
pseudomorphic ZnSe. The electrons are excited well above the band gap of 
the ZnSe and quickly relax to lower energies. The excited electrons couple 
with a hole before recombining to form a particle called an exciton which 
behaves like a hydrogen atom . Excitons have a binding energy below the 
conduction band edge given by the equation E x =  mrq /(2h  e n ) where mr 
is the effective reduced mass and n is an integer ^  I. The n = l  exciton is 
the fa rthest away from E c with n = o o  representing a free electron. Excitons 
can also be bound or a ttra c ted  to im purities which places the  exciton 
binding energy further into the bandgap.
In ZnSe PL studies, the ultraviolet line of the argon laser is used to 
excite the electrons above the 2.7eV band gap. The PL spectrum of a 
pseudomorphic film appears in Figure 3.11. The plot consists of intensity 
versus wavelength and was taken at 8 0 K. At these temperatures, three 
distinct features are observed at 2.8l78eV, 2.8064eV, and 2.7997eV. This 
portion of the spectrum represents the band edge luminescence with each 
peak originating from a separate exciton. The excitation density of the 






Figure 3.11. Photoluminescence spectrum of a IOOOA ZnSe epilayer on a 
1.5/im GaAs epilayer taken at 8 0 K. The excitation density 
was 3.5W /cm 2.
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down to 75m W /cm 2.
N otew orthy in Fig. 3.11 is the dominance of the feature  a t 2.8064eV 
which is a ttr ib u ted  to the n =  l free exciton [11,30]. The free exciton is 
shifted upw ards by 4.4meV from the bulk transition  energy. The shift is 
a ttr ib u ted  to the 0.25% lattice m ism atch between the ZnSe and the GaAs 
epilayers, and the sense of the shift agrees with the norm al lattice constant 
value given in Figure 3.7. As the stra in  is relieved for th icker films and the 
in-plane lattice constant of the ZnSe approaches the bulk value, the n =  I 
exciton shifts to lower energies. For film thicknesses g reater than  1/im, the 
free exciton appears a t energies below its ZnSe (bulk) value.
The feature a t 2.7997eV is a ttrib u ted  to a neu tral donor bound 
exciton. According to Yao [31], the relative strength  of this feature known 
as the Ix line increases with increasing layer thickness and eventually 
dom inates over the entire spectrum . Like the free exciton, the Ix line shifts 
to lower energies for thicker films. It appears a t 2.7984eV in a 2800A thick 
ZnSe layer [31].
The origin of the high energy peak can be twofold, either the n = 2  free 
exciton or n==l free exciton to valence band transition . Because of the 
strain  on the la ttice in the pseudomorphic film, the heavy-hole (hh) and 
light-hole (Ih) valence bands separa te  and allow for transitions to both 
bands (the uniaxial stra in  com ponent causes the splitting of the Ih and hh 
bands) [32]. The 11.4meV difference between the two high energy peaks is in 
the range for both  the n = 2  to hh and n = l  to Ih transitions. The relative 
am plitudes of the two features a t 77 0 K as well as the com parable oscillator 
strengths revealed in m odulated reflectance spectra  [12] appear more 
consistent w ith the oscillator streng th  for light and heavy hole transitions 
th an  the n =  2 excited exciton s ta te . Theoretical stra in  calculations based 
on this premise ( n = l  to  Ih ra th e r than  n = 2  to hh) support this result and 
have recently been reported [33]. It should be noted th a t in 1,0/im ZnSe, the 
high energy feature is 15meV higher th an  the n =  I free exciton a t a bulk 
value of 2.802eV and in this case represents the  n = 2  excited s ta te  to 
heavy-hole transition  [31].
In sum m ary, the PL d a ta  support the pseudomorphic natu re  of the 
IOOOA ZnSe/GaAs(epi) he terostructufe  where the la ttice m ism atch between 
the layers causes changes in the energy band structu re  of the ZnSe. A sh ift 
in the excitonic features by 4.4meV to higher energies is observed. More 
interesting is the presence of a n = l  to light hole transition  which is not 
norm ally observed in PL spectra  of thick ZnSe.
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C H A P T E R  4  
D E V IC E  FA B R IC A T IO N
4 .1  L a y o u t a n d  D esign
Three photolithographic mask levels are used to fabricate  the doped 
channel m etal/Z nSe/n-G aA s field-effect transistors. The processing steps 
are device isolation, source-drain contacts, and gate m etalization. The mask 
plates are designed with the computer-aided-design program  CMASK and 
fabricated  on a Gyrex machine.
A composite layout of a single die appears in Figure 4.1. The die 
contains eight transistors w ith gate lengths of 2/im, 5/rni, 10/zm, 20//m, 
45/7,m, 50/7,m, and 90/7.m. P lan ar open geometry is the predom inant 
transisto r configuration with a device w idth of 50/im. The contact spacings 
are 20 x 20;/im , and the source-drain to gate spacing in these, devices is 
typically 15-20//,m. The largest area device is a closed geometry box FET. In 
this transistor, the drain is a 100pm  x 100pm  square surrounded by a gate 
ring of circumference 800/./,m. The source then surrounds the gate on three 
sides.
The final three devices on each die are a test resistor, a pad for probing 
source and drain contacts, and a dynamic memory (not used in this work). 
The test resistor is 50//,m wide with contacts separated  by 30//,m, 60/,/m, and 
120/im and is used for calculating series and contact resistances.
4 .2  T r a n s i s to r  F a b r ic a t io n  
4.2.1 Device Isolation
The first fabrication step is called device isolation and is required 
prim arily for depletion-mode transistors. (A depletion-mode transistor 
contains a conducting channel a t 0V gate voltage, whereas an 
enhancem ent-m ode transisto r does not have a channel a t a gate voltage of 
OV.) The doped channel FETs ZOOEG320-7,9,12 are considered depletion 
mode transistors ,because the top most epilayer in each of these
0 x 1 0  0
5 0 x 1
2 1 0 x 2 4 0  
j h d t o  I lL-SOHQQu*—
Figure 4.1. Top layout of the MISFET die. Transistor dimensions are 
given as width by length in units of //ms.
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heterostructures is conducting (n-GaAs). Device isolation consists of etching 
the doped semiconducting layer down to the underlying sem i-insulating 
sem iconductor to create insulating box-like mesas. The device mesas in our 
m aterial system  consist of a n-type GaAs channel surrounded by semi- 
insulating GaAs on the bottom* air on all four sides, and insulating ZnSe on 
the top. In this configuration, the conducting carriers are confined to a 
single transisto r channel and must propagate underneath  the gate electrode. 
W ithout isolation, current can flow outside of the gate region through the 
doped channel causing an unw anted source of drain current term ed stray  
conductance. Because this current is outside of the gate region, stray  
conductance limits the m odulating power of the gate voltage.
(Please see Appendix A for the doped channel field-effect transisto r run 
sheet.)
To begin* the ZnSe/GaAs wafer (4mm x 4mm) is m ounted on a silicon 
wafer (d ia= 2 in .) in a "piggyback" m anner in order to facilita te  the handling 
of the sample during subsequent processing steps. Both the silicon and 
ZnSe/GaAs wafers are degreased according to Table 2. A fter a thorough 
degrease, the Si wafer is etched in 1:1 H 2SO4 : H2O2 for ten  m inutes to 
ensure cleanliness. The Si wafer is then rinsed in deionized (D.I.) H 2O and 
dried in a 120 0 G oven. The MIS sample is also rinsed in H 2O bu t dryed 
with nitrogen (N2) gas. W hen dry, the sample is mounted on the Si wafer 
using AZ1350J-SF positive photoresist (PR). The PR is hardened by heating 
the sample a t 120 ° C for 15 minutes. PR is preferred as a m ounting "glue" 
over black wax and indium because black wax evaporates under heat 
trea tm en t and indium is etched by the photoresist developer.
A fter mounting, positive photoresist is applied to the top of the sample 
with a photoresist spinner. Positive photoresist is used a t  all times during 
the device fabrication and is always applied with a spin speed and time of 
5000 r.p.m. and 60 sec., respectively. A t these settings, a very uniform PR 
1/zm thick film is deposited. Because small samples are used in this work, 
spin speeds below 5000 r.p.m. result in thick photoresist a t  the sample 
edges. S tructures defined under the thick PR  will not develop properly. In 
the isolation procedure, the PR  is prebaked a t 90 ° C for 10 min. prior to 
alignm ent and exposure.
A Kasper mask aligner is used with the photographic mask plates to 
align and expose the mesa areas. The aligner uses ultraviolet (UV) radiation 
to expose the light sensitive PR while the sample is in intimate contact with
the pattern ing  mask. W ith  positive PR, areas of exposure become weak and 
are etched away by the developer. The sample is aligned w ith translation  
stages while viewing with a built in microscope. A fter bringing the sample 
in contact with the mask, the PR  is exposed for 13.0 units ( — Im in., 30sec). 
The aligner has a radiation in tegrator th a t  calculates the to ta l exposure 
th a t the PR  receives. As the UV radiation intensity  decreases due to aging 
of the bulb, the exposure tim e is autom atically  increased to m ain tain  the 
same am ount of to ta l exposure.
The exposed sample is developed in 1:1 H2O : AZ developer for 30-45 
seconds. W ith proper exposure, the PR  should be fully developed after 45 
seconds. The sample is rinsed for 2 min. in D.I. H 2O, dried and then 
inspected under the microscope. If necessary, the  PR  can be developed 
again, although the effectiveness of the developer diminishes afte r the first 
immersion. The developed PR  is hardbaked a t 120 ° C for IOmin.
The sample is now etched using two separa te  etches, one for the ZnSe 
and a second for the GaAs. The ZnSe is selectively etched a t a calibrated  
etch ra te  of lOOA/sec w ith 400ml D.I. H2O : 4ml H N O 3 • 0.2g K 2C r2O7. The 
ZnSe layer is typically removed in 10-13 m inutes. The fresh GaAs appears 
clear under a microscope. The success of the ZnSe etch depends on the 
cleanliness of the beakers and agitation of the sample during the etching 
process. (The beakers are cleaned with aqua-regia.) The GaAs is removed 
w ith 400ml D.I. H 2O : 12ml H3P O 4 : 3ml H 2O2 th a t  has a calibrated  etch 
ra te  of 380-400A/min. The GaAs is stripped a t least IOOOA beyond the end 
of the doped channel.
The device isolation is completed by removing the  PR  with acetone. A 
schem atic of the isolated transisto r struc tu re  appears in Figure 4.2. The 
mesas appear as light green against the cream -gray color of the  GaAs 
(naked eye). After rinsing in acetone, the sample is rinsed in m ethanol, H 2O 
and dried with N2 gas.
4.2.2 Source-Drain Ohmic Contacts
The second processing level for the depletion mode FETs is defining 
source and drain contacts to the n-GaAs epilayer. A fter pa ttern ing , con tact 
openings are etched in the ZnSe followed by an evaporation of a gold- 
germ anium  (AU/Ge) alloy (88% Au to 12% Ge). The m etals are 
coevaporated on top of both the GaAs epilayer and protective PR. The PR  
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Schematic diagram  of the M ISFET after device isolation.
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device except for the contact regions. This method for defining metals is
known as a photoresist liftoff procedure.
' ' /
The sam ple is then heated (annealed) causing the alloy m etal to melt. 
The Ge atom s diffuse into the GaAs and replace some of the underlying Ga 
atom s. As a result, the source-drain n-GaAs becomes heavily doped n-type 
bec’ause Ge is a type IY elem ent with four valence electrons and Ga is a 
type III elem ent with only three valence electrons. The depletion width for 
the n+  G aA s/A u m etal is small and hence perm its quantum  mechanical 
tunneling of carriers in both voltage directions; the Ge doping of the GaAs 
thus is a significant factor in forming ohmic contacts to n-GaAs in a field- 
effect transisto r.
To begin the second level of processing, positive photoresist is applied to 
the sample using the PR  spinner. A fter PR  application, the sample is 
prebaked a t 70 ° C for IOmin. In a liftoff procedure, the sam ple should never 
be heated  above 70 0 C. The sam ple is aligned in the K asper aligner and 
exposed for 17.0 units (2.5min.).
The most critical step in the  liftoff procedure is developing the 
photoresist. The sample is first soaked in xylene or chlorobenzene for 3 
m inutes. The xylene soak hardens the upper p a rt of the PR. W hen the 
sample is developed (1:1 for 30 sec.), the PR  near the sample etches faster 
than  the hardened PR  a t the top which leaves a PR  lip, Figure 4.3. During 
the liftoff of the m etal alloy, the photoresist lip allows the acetone to 
p enetra te  the PR  underneath  the overlying m etal. From  Figure 4.3, it is 
obvious th a t the m etal thickness can not exceed the PR  thickness.
A fter pa ttern ing , the ZnSe is etched down to the n-GaAs as in the 
isolation procedure. The same ZnSe etch is used w ith a similar etch 
duration . The cleanliness of the etch is very im portan t a t this stage because 
residues left on the n-GaAs surface inhibit the  diffusion of the Ge into the 
GaAsV The con tac t squares appear clear when properly etched. Prior to 
loading into the m etal evaporator, the w afer is dipped in dilute ammonia 
hydroxide 400ml H 2O : 40ml NH4OH for 40 sec. in order to strip  residual 
GaAs oxides on the n-GaAs surface. The sample is quickly rinsed, dried and 
loaded into the m etal evaporation system. Once the sample is etched, the 
wafer should be placed into the evaporato r w ithin five m inutes in order to 
limit exposure of the n-GaAs epilayer surface to the air.
The A u /G e alloy is evaporated  in a NRC vacuum  system. The NRC is 
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figure 4.3. Illustration of the undercut photoresist in a liftoff procedure.
After evaporation of the contact metal, the photoresist is 
removed and subsequently "lifts" the metal away from the 
protected semiconductor.
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vacuum  of 5xl0-7 Torr. Three m etallic pellets consisting of 88%Au-12%Ge 
are the source m ateria l and provide a 300()A thick metallic layer when fully 
evaporated . The pellets are loaded into a titan ium  (Ti) boat th a t rests 
between two m etal electrodes. rITie sample is placed vertically above the 
pellets with the exposed GaAs facing the m etal. The entire system is housed 
in a glass bell ja r. The m etal is melted and evaporated  by resistive heating 
(5V,6A) where the gold evaporates first followed by the germanium. When 
properly perform ed, the Ti boat should be completely em pty a t the end of 
the evaporation.
A fter deposition of the m etal alloy, the A u/G e is lifted off by rinsing in 
acetone. The liftoff can be enhanced by lightly squirting the sample with 
acetone. If the PR  does not come off, the PR  can be removed by one of the 
following steps; boiling and ultrasonic cleaning in acetone or lightly brushing 
with a cotton swab dipped in acetone. (These steps are not a preferred 
means for removing photoresist because they tend to dam age the wafer.)
Im m ediately following the liftoff, the m etal is heated  a t 450 ° C for 90
sec. in a M arshall oven. The sample is loaded on a hot quartz boat and
placed in the center of the oven. The 90 sec. period begins when the boat 
reaches the center of the oven. The sample is annealed in the presence of 
flowing nitrogen gas. After 90sec., the sample is removed and inspected 
under the microscope. The A u/G e m etal appears bright gold in color and 
smooth in texture under the microscope prior to heating but looks dark
brown, bubbly and balled up after the anneal is complete. If the m etal does
not look rough, then the Ge did not diffuse into the GaAs. The diffusion 
process can be inhibited if either the composition of the two m etals on the 
GaAs is not 88%Au to 12%Ge and-or there is some type of thin residual film 
between the  m etal and the n-GaAs.
Anneal of the A u/G e alloy m etal is commonly perform ed in a 
tem peratu re  range of 356-450 ° C [34]. The param eters 450 C and 90sec. 
were chosen based on successful ohmic con tact research a t Purdue. The 
balling up effect of the gold tended to increase with longer anneal times. 
The balling up effect can be reduced by including a layer of nickel w ith the 
Au and Ge. Nickel wiU also help the Ge atom s to diffuse into the n-GaAs 
and is used in industrial GaAs applications to achieve ohmic contacts with 
very low con tact resistances [35]. (C ontact resistance is further discussed in 
section 5.2.1.)
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A cross section of the MIS device after ohmic contact alloy appears in 
Figure 4.4. The ohmic contacts are tested by electrical probing. For 
improper diffusion of the Ge m etal, the I-V curve as illustrated  in Figure 
4.5(a) is characteristic  of two back-to-back Schottky diodes. No m atter 
w hat source-drain voltage is applied, one of the two Schottky diodes is 
always reversed biased. C urrent will flow between the contacts when the 
reversed biased diode breaks down: due to avalanche m ultiplication. Because 
avalanche breakdown (discussed in section 5.2.3) is inversely related to 
background doping, a higher breakdown voltage means th a t less Ge has 
been incorporated into the n-GaAs. As more Ge dopes the source-drain 
regions, current flows a t a smaller drain-source voltage. Eventually, the 
depletion width in the n-GaAs becomes small enough th a t quantum  
m echanical tunneling dom inates over thermionic emission and current flows 
in both voltage directions even for very small voltages.
4.2.3 Top M etal
The final processing step is to p a tte rn  aluminum as the gate metal of 
the transisto r. The alum inum  (Al) is defined in the same fashion as the 
A u/G e using a PR  liftoff procedure. The top m etal not only serves as the 
gate but also contacts the source-drain gold m etal and branches off into 
bigger pads th a t are used for ultrasonic bonding. Aluminum is preferred as 
the top m etal because it is easier to bond to Al than  to Au.
The top m etal liftoff procedure is identical to the source-drain 
m etalization. A fter exposure and development of the PR, the sample is 
loaded into the NRC system  w ith aluminum source m aterial. Five aluminum 
bars, 0.062in. in dia. and approxim ately Fm. long, are inserted into a 
tungsten  filament. The filam ent is place between two electrodes, and the 
sample is again suspended above the m etal. The evaporation takes place a t 
a background pressure of 5xlO-7 Torr. The alum inum  is melted with a IOV 
power supply a t a current of 6A in approxim atley 2-3 min.
A fter the evaporation, the PR is lifted off by squirting w ith acetone as 
m entioned before. W ith 5 bars of aluminum, the top m etal is approxim ately 
3000-500pA thick, and hence the Al liftoff is harder than  the A u/G e. The 
finished device as illustrated  in Figure 4.6 is m ounted in a 24 pin dual­
inline-package (DIP) w ith indium  solder. The pads are connected to the DIP 
by ultrasonic bonding w ith alum inum  wire.
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Figure 4.5. IV relationship (a) for an improperly alloyed ohmic contact.
The source-drain contacts (b) appear as two diodes (c) in 
series. C urrent flows when the reverse biased diode breaks 
; down due to avalanche m ultiplication.
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Figure 4.6. Schem atic d iagram  of the com pleted ZnSe/n-G aA s depletion 
mode field-effect transisto r.
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C H A P T E R  5
E L E C T R IC A L  C H A R A C T E R IZ A T IO N
In this chapter, we present the electrical characteristics of the ZnSe/n- 
GaAs heterostructure. The current-voltage (IV) and capacitance-voltage 
(CV) relationships for an M IS-capacitor are briefly examined. Second, the 
transisto r characteristics of a n-channel depletion-mode device are given. 
The M ISFET evaluation is divided into three sections, a study of long 
channel devices, short channel devices, and the gate region.
5.1 Z n S e /n -G a A s C ap acitor
This section is, a sum m ary of the experim entation carried ou t by Dave 
M unich on the electrical characterization of the ZnSeJGaAs(epi) capacitor. 
It is included for completeness and to properly orient the reader relative to 
the MIS properties of the field-effect transistors given later. The reader is 
referred to reference 36 for additional details.
The MIS capacitor consists of an alum inum  gate on top of a 
ZnSe/GaA s(epi) he terostructure, Figure 5.1. The gate m etal is defined by a 
photoresist liftoff procedure similar to the process described in section 4.2.3. 
The GaAs epilayer is doped either n or p type throughout the entire MBE 
grown stru c tu re  including the GaAs substrate . Ohmic contact is m ade to 
the GaAs su b stra te  with indium solder. The capacitance of the 
heterostructu re  is m easured using a Hewlett P ackard  LCR bridge which 
evaluates the  ra te  of change of charge with respect to a small A.C. voltage 
applied to the  capacitor, C = d Q /d V . The A.C. voltage (l5m V  RMS and 
IMHz for exam ple) is superimposed on a D.C. voltage th a t is swept a t a very 
slow ra te  from one gate bias level to another resulting in a continuous plot
of the differential MIS capacitance versus the gate voltage.
The capacitance versus gate potential a t 77 0 K of ZOOEG320-4 
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Schematic diagram  of the ZnSe/n-GaAs MIS capacitor.
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Figure 5.1. C apacitance versus voltage plot for the MIS capacitor in the 
dark  a t 77 0 K.. The D.C. sweep ra te  is 500mV/sec and the 
sampling frequency is 1MHz.
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This curve was taken  a t a sampling frequency of 1MHz, a D.C. sweep ra te  
of 5Q0mV/sec, and with no initial illum ination. The C-V plot shows 
capacitance decreasing with negatively increasing V g which is typical of a 
MIS-C in depletion and  deep depletion. The gate capacitance in depletion is 
given by the series com bination of the insulator capacitance (C0) and the 
semiconductor capacitance (Cs). The m easured capacitance is re la ted  to  the 
two series capacitances by equation 5.1. Equations 5.2-5.6 also define 
quantities pertinen t to the MIS-C. Equations 5.2 and 5.3, for example are 
the oxide and sem iconductor capacitances, respectively. Equations 5.4 and
5.5 relate the sem iconductor surface po tential to the  ideal applied gate 
voltage and equation 5.6 relates this same surface poten tia l to the depletion 
w idth in the sem iconductor. The reader is referred to reference 37 for an 
excellent overview of MIS capacitors and field-effect devices.
CsC0 
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The param eter definitions are sum m arized in Table 3.
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Table 3 Param eter definitions for MIS devices. The values perta in  to 
the n-channel FET described in section 5.2.
Symbol Definition Value
; c 0. K 0^o/xo 7.97x10_8F /c m 2
Cs K ,f0/W
K 0 ZnSe dielectric constant 8.8
; K s GaAs dielectric constant 12.95
* 0 Insulator thickness ioooA
x O K,x0/K o 1,577A .
W GaAs Depletion W idth
6O Perm ittiv ity 8.854x10~14F /c m 2
q Electron charge 1.6xl(T 19C
rM intrinsic cone. (GaAs) 1.79xl06crn~3
k T /q 0.259eV (300K)
4 Surface Potential
: Nd Donor Density I .SxlO16CnQ-3
J1 Electron Mobility 4000cm2/Vsec
Z G ate W idth SO.O/im
L Gate Length 90.0/45.0/im
a Channel thickness 4000A
Sm Transconductance
v s GaAs- sat. velocity 1.2xl07cm /sec
' 'V o QN0KlfoZC02
Va -qKse0ND/2 C 0 -0.22V
V g Ideal G ate Voltage





Under equilibrium  conditions, the maximum depletion w idth occurs 
when the surface po tential <j)s is approxim ately equal to 2</>f where </>f =  
(kT /q)ln(N D/ni). A t a surface poten tia l of 2<pf the GaAs sem iconductor is 
said to be a t the onset of inversion where the sem iconductor polarity type 
effectively reverts to the opposite type. In this case, the n-GaAs would begin 
to look p-type a t the ZnSe/GaAs(epi) interface. The voltage a t which the 
GaAs sem iconductor reaches the onset of inversion is called the threshhold 
voltage (Vx), and for |VGj >  jVx], the depletion region W is theoretically 





Using equations 5.1 - 5.6, a threshhold voltage of -4.0V is calculated for 
the capacitor in Figure 5.2. Notice, however, th a t Gg continues to decrease 
beyond Vx which indicates th a t the depletion region in the n-GaAs is still 
increasing. (For a fixed oxide capacitance* a continually decreasing gate 
capacitance indicates th a t  the sem iconductor capacitance is decreasing. 
From  equation 5.3, it is ap p aren t th a t  for Cs to decrease W m ust increase.) 
This C-V characteristic  suggests th a t  the capacitor is in deep depletion 
where W is greater than  W x . Deep depletion occurs in a MIS/MOS 
capacitor when either the sweep raite of the D.C. voltage is greater than  the 
generation ra te  of the m inority carriers and-or the m inority carriers, holes in 
this case, leak away from the insulator/sem iconductor interface faster than  
they are generated. The ZnSe/GaA s capacitors go into deep depletion in 
this m anner a t both 77 °K  and room tem perature.
The low tem peratu re  C-V characteristic  (Figure 5.2) is identical in 
shape to the characteristic  of a conventional MIS capacitor bu t can also be 
in terp re ted  as a he terostructu re  containing a very high concentration of 
interfacial trap s  a t the insu lator/sem iconductor interface. Experim entation 
w ith charge coupled devices has shown th a t positive charge a t the ZnSe/n- 
GaAs interface is not mobile which gives evidence th a t  the  ZnSe/GaAs(epi) 
he terostructu re  does have a high concentration of surface s ta tes . The C-V 
profile in Figure 5.2 can thus be explained as follows. The gate capacitance 
begins a t point I w ith V g equal to  OV and the capacitor sitting  in the dark. 
Next, the curve is swept into reverse bias I - >  2 where the depletion w idth 
exceeds W x . A t gate voltage 2, the  capacitor is illum inated w ith a bright 
microscope light causing Cg to  rise tow ard C0. P hotogenerated  holes drift
6 2
to  the interface, allowing trapped  electrons to recombine. The reduction in 
trapped  electrons causes the depletion w idth in the n-GaAs to shrink 
tow ards the value it had a t OV and hence Og also approaches its OV value. 
Now the light is tu rned  off jand the gate voltage is swept tow ards OV 
resulting in a "linear-sweep" type of characteristic , 4 - >  5. As the negative 
charge on the Al gate is reduced the em pty interface traps begin to capture 
electrons from the n-GaAs. jArriving a t OV, the charge nature  of the 
interface is the same as a t point I, and the C-V cycle can be repeated.
F u rth e r evidence for the presence of surface s ta tes  a t the ZnSe/GaAs 
interface is observed in several capacitor structures th a t display a 
dispersion of the C-V curves wiith frequency. As the frequency of the small 
signal A.C. voltage is reduced,!the m easured capacitance Cg rises near zero 
bias. This capacitance dispersion is caused by surface s tates responding to 
the low frequency A.C. voltage and is observed in GaAs devices th a t have a 
high level of interface s ta tes  [6].
The gate voltage bias range over which the MIS-C can be measured is 
quite limited, as indicated in Jthe C-V characteristic. The current-voltage 
characteristic is plotted in FigiJre 5.3 showing a.n operating voltage range of 
OV to -6.0V. The I-V data is taken on a HP4140B picoammeter in the dark 
at 77 ° K. The gate voltagh polarity is similar to the capacitance 
measurement with the gate ejlectrode positive with respect to the ohmic 
contact. The current characteristic is similar in shape to the rectifying 
behavior usually observed in a inetal-semiconductor Schottky barrier.
The reverse bias curren t appears to originate from thermionic emission 
of electrons over the ZnSe/G aA s conduction band barrier. The current
-6.0V indicating a lowering of the energy 
negative gate bias. A t -6.0V the GaAs is 
apparen tly  breaking down due to avalanche m ultiplication or im pact 
ionization. As is expected fojr a sem iconductor heterostructure, there is 
su b stan tia l electrical curren t flowing through the gate electrode for positive 
gate voltages. As discussed in reference 36, the forward bias current is 
thought to be dom inated by electrons tunneling through the ZnSe as aided 
by the surface s ta tes . Considerable interface charge may cause the ZnSe 
conduction band to be sharply  bent under forward bias perm itting quantum  
m echanical tunneling of electrons. Obviously, the large forward bias current 
a t OV is not desired and has not allowed the operation of the MIS 
capacitors in the accum ulation region.
increases slightly from 0V to 
barrier w ith increasingly
(amps)
Vg (volts)
Figure 5.3. C urrent-voltage relationship for the MIS capacitor a t 77" K
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5.2 Z n S e /n -G a A s F ield -E ffect T ran sistors
The following sections describe the transistor characteristics of the 
doped channel field-effect transistor ZOOEG320-7 (4000A channel with 
Nd =  1.5x10'6cm-3). The other two doped channel field-effect transisto rs 
were unsuccessfully fabricated. ZOOEG320-9 (1500A, ND= 3 x l0 17cm~~3) 
could not be isolated because both the semi-insulating GaAs sub stra te  and 
buffer layer were conducting. Because the GaAs in ZOOEG320-12 (lOOOA, 
ND= 3 x l0 17cm 3 with a buried GaAs super lattice) apparently  contained a 
large quan tity  of non-stoichiometric defects, it was impossible to m ake ohmic 
con tact to the n-type channel. The I-Y relationship of the source-drain 
contacts w ithout any m etal gate appeared as an open-circuit.
5.2.1 Long Channel Devices
The field-effect transistors in this work are similar to the junction  field- 
effect transisto r (JFET), the m etal oxide semiconductor field-effect transisto r 
(MOSFET), and the very popular m etal-sem iconductor field-effect transisto r 
(MESFET), where an electric field perpendicular to the channel m odulates a 
current of carriers flowing from a source to a drain. The source is the 
supplier of carriers which are electrons in these devices and is always 
referenced as the grounded term inal. The drain is biased a t a more positive 
po tential, Figure 5.4, creating the potential gradient under which electrons 
propagate. The gate is the th ird  term inal of the transistor, and the gate 
voltage is also referenced with respect to the grounded source.
The gate region in the doped channel field-effect transistor consists of 
an insulator sandwiched between a m etal electrode and the doped channel. 
This gate struc tu re  is similar to the silicon MOS design except th a t the 
dielectric insulador in th is case is not a native oxide of the host 
sem iconductor GaAs. As in all field-effect devices, the gate in this FET 
m odulates the carrier density (n) by an applied gate voltage VG. Electrons 
a t the gate m etal cause the depletion w idth in the GaAs to widen which 
subsequently narrows the conducting channel and reduces ID. For small 
voltages the field-effect transisto r behaves like a voltage controlled resistor.
The derivation of the current equations for the doped channel FE T  is 
sim ilar to the GaAs based MESFET. In this analysis, some of the gate 
poten tia l is "dropped" across the ZnSe and does not effect the electron 
density in the n-GaAs. This voltage drop is taken into account in deriving 




Figure 5.4. Cross sectional schem atic of a M ISFET showing (a) the 
voltage polarities of the source, drain, and  gate. P a r t  (b) 
shows the energy band bending from the source to the drain 
under a positive VDS.
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voltage is applied through a Schottky barrier. The effect of the barrier is 
taken into account by the incorporation of a built-in poten tia l Y bi into the 
current equation. In the JFET , the same built-in voltage exists, bu t in this 
case, (Ybi) is caused by a p-n junction.) Because of the results of the MIS-C 
experim entation, it can be assumed th a t the depletion region under the gate 
in the ZnSe/n-GaAs FET is either in depletion or deep depletion. This 
assum ption simplifies the analysis because it is not necessary to worry about 
the presence of an accum ulation layer of electrons or an inversion layer of 
holes.
Tlie derivation of Id and other param eters for the long and short 
channel devices is given in appendix B with only the highlights recorded 
here. The derivation begins with the well known drift current equation, eqn. 
5.8.
dV
J = —q//,nND~  ’ 5.8
dy
The symbols and their corresponding values are listed in Table 3. Here, we 
are only concerned with the current flow of electrons due to an electric field 
and can ignore the diffusion of m inority carriers. The current density is 
assumed to be constant for any value of y. (x and y are the directions 
perpendicular and parallel to the interface, respectively.) Based on this 
assum ption, the current is obtained by integrating the current density over 
the cross-sectional area of the device. The double integration results in 
equation 5.9.
ID==Zq/iDND[a—W(y)] 5.9
W(y) (eqn. 5.10) represents the depletion region in the GaAs a t a particu lar 
ideal gate voltage and drain voltage V(y). The drain current derivation is 
performed assuming an ideal gate voltage is applied across the MIS region, 
or in other words, th a t there is no initial energy band bending in the n-GaAs 
due to a m etal-sem iconductor work function difference or charges throughout 
the heterostructure. Non-idealities in the MIS region are taken  into account 
by a Hatband voltage as explained la ter on in the text.





To simplify the current equation, equation 5.10 is substitu ted  into equation 
5.9 and then in tegrated  Over V(y). [V(O)=OY, the voltage a t the source end 
of the gate and V (L)=V j), the voltage a t the drain  end of the gate] The 
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Vp is defined as the voltage a t the drain end of the gate required to cause 
the depletion region W (y = L ) to equal the channel thickness (a). A lthough 
derived for a doped channel FET in deep depletion, equation 5.11 is 
rem arkably similar to the I-V relationship found for other field-effect 
transistors [37]. The prim ary difference in the doped channel I-V equation is 
the presence of x0 and V, which both arise due to the  dielectric insulator 
(see Table 3).
W hen V g- V d is less th an  or equal to VP, the conducting channel is 
pinched off a t the drain end of the gate and the drain curren t sa tu ra tes  and 
ideally remains a t a constan t value for any fu rther increase in Vos. I0sat is 
found by substitu ting  V0sat =  V q- V p into equation 5.11 and simplifying.
' ■ . ■ (
T Zq/iND
( ^ C X V o - V p J + f x X
V - ' ' .
a-fix' 2 . f i + V '
3 /2
TDsat“  . I
- X0 _  3 X° I
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Vg- V dCV p
In the sa tu ra tion  region, the param eter of in terest is not so much the 
actual value of I0sat bu t ra th e r how I0sat changes w ith V g ' (the small signal 
gain of the transistor). The transconductance is found by tak ing  the 
derivative of equation 5.12 w ith respect to the  ideal gate voltage; i.e.,
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Equations 5.11, 5.12, and 5.13 are derived assuming th a t the MIS gate is 
an ideal one with no initial band bending due to work function difference 
and-or the presence of charges a t the in terface or throughout the 
heterostructure. Because detailed inform ation on surface s ta te  density is not 
known, the non-idealities th a t cause initial band bending in the GaAs are 
taken  into account by including a flatband voltage in the ideal equations. 
Vpg is determined experim entally in this work and is incorporated in the 
transisto r equations by replacing V g w ith V g - VFB, where V g is the actual 
gate voltage applied to the device. Also, it should be noted th a t this 
expression for gm is only valid if the surface s ta te  occupancy does not change 
significantly over the bias range of in terest. A t this point, we are ready to 
examine the experim ental curves.
The Igs versus Vds characteristics for the 90/ixn and 45/im devices 
appear in Figures 5.5 and 5.6, respectively. These curves were taken using a 
Tektronix curve tracer w ith the transisto r a t room tem peratu re  in the dark. 
The curve tracer sweeps through each trace on the display a t a frequency of 
60Hz. The gate voltage begins a t OV and is stepped -0.5V per curve. As is 
seen in the figures, both curves show current sa tu ra tio n  and complete cutoff 
of the channel. The pinchoff voltage for both transisto rs is between -2.0 and 
-2.5V.
Figures 5.7 and 5.8 are plots com paring the theoretical gm of equation 
5.13 an d  the experim ental gm versus VGS. Notice in these diagram s, the 
gate-source voltage is plo tted  on the x axis as a positive quantity  whereas 
the actual V gs is a negative num ber. The experim ental points are taken 
from the transisto r curves a t a Vds of 16/lOV for the 90/im /45/uri devices, 
respectively.
Two im portant variables in equation 5.13 are the electron mobility and 
flatband voltage. The mobility param eter causes the transconductance 
curve to transla te  in the y direction (the more mobile the carriers, the larger 
gm becomes) while the flatband voltage causes a transla tion  in the x 
direction (the more positive VFB, the less gate voltage is required to pinch off
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Figure 5.5. Room tem peratu re  I-V relationship for a 90/Um M ISFET In the 
dark . The gate bias is decreased by 0.5 volts per trace s tartin g  
a t 0V.
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Figure 5.6. Room tem peratu re  I-Y relationship f o r a  45/im M ISFET in the 
dark . The gate biaa is decreased by 0.5 volts per tra c e  starting  
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Figure 5.7. Transconductance versus Vgs for the 90//in device. The 
dashed line is the theoretical variation.
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Figure 5.8. T rausconductance versus Vgs for the 45/<in device. The 
dashed line is the theoretical variation.
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the channel.) The electron mobility is estimated from the background donor 
density of the n type GaAs epilayer, Nd is obtained from a l/G  vs Vgs 
plot using the formula,
The electron mobility is estimated from a /i versus Nd plot for GaAs given in 
reference 38. For N0=  l-2xl016cm-3, the observed range of mobilities in 
commercially available GaAs is typically 3,200-4500cm2/Vsec. (The mobility 
was estimated rather than measured due to difficulties in the experimental 
measurement. Fortunately, the theoretical transconductance curve agreed 
fairly well with the measured transconductance using the estimated 
mobility.)
The flatband voltage is calculated from a C-V characteristic  of the gate 
capacitance appearing in Figure 5.9. The gate capacitance is m easured y/ith 
the Hewlett P ackard  LCR m eter similar to the work cited in section 5.1. In 
th is  application, the source and drain contacts are tied together for the 
ohmic connection to the capacitor. The d a ta  in Figure 5.9 is taken  in the 
dark a t room tem peratu re  w ith the oscillator set a t 15mV RMS and a 
frequency of lMHz. The C-V curve shows depletion characteristics from 
+1.0V to -2.0V and then a rapidly decreasing CGS. A t -2.0V, the depletion 
region in the n-GaAs is beginning to contact the sem i-insulating GaAs
buffer layer, as is also observed in the cutoff characteristics in the FE T 
curves. To calculate V FB, equations 5.1-5.6 are first used to derive the w idth 
of the depletion region in the n-GaAs a t zero bias (970A). Next, V g in 
equation 5.10 is replaced with V g- V fb , Vg and V(y) are set equal to  zero, 
and W(y) is replaced w ith 970A. The ensuing solution of equation 5,13 
results in a flatband voltage of 0.348V. The flatband voltage has a positive 
sign indicating th a t the energy bands in the ,GaAs are already bent into 
depletion a t zero gate voltage. This value of Vfb is understood to be a very 
crude estim ate  because Cgs a t OV is very dependent on both the stray  
capacitance in the C-V m easurem ent and the charge na tu re  of the surface 
s ta tes  a t the ZnSe/n-G aA s interface.
The other parameters in equation 5.13 are Z, L, a and x0. The channel 
dimensions Z and L are determined by microscope evaluation. Because of 
overetching, the channel width is 5/im smaller than the mask specification, 
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Figure 5.9. G ate capacitance (4.5x10 5cm2) m easured a t IMHz in the dark 
showing depletion characteristics and pinchoff to th e  S.I. GaAs 
a t -2.25V. ' " '
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built-in channel thickness (a) and the ZnSe thickness (x0) are estim ated to 
be 4000A and IOOOA, respectively, from the known MBE growth conditions. 
The ZnSe thickness has also been confirmed from cross-sectional TEM 
images.
The theoretical gm calculated using these param eters as sum m arized 
in Table 3 agrees fairly well with the m easured transconductance for both 
devices. Moreover, a portion of the  discrepancy between the m easured and 
theoretical gm’s can be accounted for by the series resistance of the 
transistors. Because these transistors have large source-drain to gate 
spacing? of 20/im, much of the drain-source voltage appears outside of the 
gate region. If the n-GaAs resistance is known, the intrinsic 




where Rs is the resistance between the gate and the source. The theoretical 
transconductance in equation 5.13 does not include series resistance and 
therefore, should be com pared to gm instead of gm.
The to ta l series resistance of the GaAs as a function of channel length 
is given in Figure 5.10. This curve is found experim entally using the test 
resistors on the die. The figure shows two curves, the m axim um  and 
minimum series resistance of all the resistors tested. R s includes the contact 
resistance R c which can be estim ated from extrapolating Figure 5.10 to L = O  
and calculating R c from equation 5.16.
RS=2R C+R D y j  5.16
R q  is the sheet resistance of the  n-GaAs. The y in tercep t of the maxim um  
R s versus L plot is 650H. Hence, R c is 325II or in units of ohms times the 
gate width, Rc — 16.25flmm. Typical values of ohmic con tac t resistance for 
n-GaAs are 0.1-5Omm [40]. The transistors in this work frequently had  poor 
ohmic contacts w ith high contact resistances, especially for devices w ith 
small contact dimensions. In several fabrication runs, only the largest 
Source-drain contact spacings showed ohmic conduction w ith most of the 
small contacts displaying rectifying behavior sim ilar to Figure 4.5. The 
failures appeared to be caused by thin film residues left by the ZnSe 
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Figure 5.10. Series resistance vs. channel length for the n-GaAs. The 
das lied/solid lines are the m ax/m in  experim entally determ ined 
resistance values.
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the final fabrication  run yielding the transistors reported here, the devices 
had a very clean source-drain etch which respited in the highest num ber of 
successful devices of all the fabrication attem pts. Hence, as is discussed in 
C hapter 4, the source-drain etch followed by the Au-Ge evaporation and 
alloy appear to be the most critical steps in the successful fabrication of 
field-effect devices. Also, to minimize contact resistance (Rc) most GaAs 
ohmic contacts are made with, layers of gold, germ anium  and nickel. The 
n ickebapparen tly  helps in the diffusion of Ge into the GaAs [35]. The use of 
Au-Ge-Ni layers for ohmic contacts is not necessary for exploratory device 
fabrication as is reported here bu t is essential for obtaining the optim al 
device perform ance.
Both the long channel devices have source-ga te 'spacings of 20/im which 
were also confirmed from microscope exam ination. From  Figure 5.10 a series 
resistance of 20000 is deduced which is expected for the doping and channel 
thickness 6f the device. Figure 5.11 and 5.12 show plots of gm versus V gs for 
the  90f im and 45/im devices, respectively. Notice a close agreem ent between 
theory auid the corrected gm for the 90pm device. As the gate length gets 
sm aller, the series resistance plays a larger role in reducing the 
transconductance which possibly explains the variance in the param eters for 
the 45/xm device. Furtherm ore, it is apparen t in Figure 5.13 th a t the 
corrected transconductance does not va;ry smoothly with the gate voltage 
which possibly implies th a t the surface s ta te  occupancy may be changing 
with the gate potential.
A nother factor th a t could contribute to a lowering of the 
transconductance is parallel conduction in the ZnSe. A conductive insulator 
contributes a com ponent to the drain current th a t is prim arily independent 
of the gate potential. The stray  leakage current in the insulator diminishes 
the m odulating effect of the gate since this current originates outside of the 
n-GaAs channel. However, parallel conduction in the ZnSe is not considered 
as contributing to the low transconductance, though because resistivity 
m easurem ents of thick epitaxial ZnSe, grown under similar conditions 
(C hapter 2), have dem onstrated  resistivity parallel to the interface greater 
than  IO4H-Cm. A simple calculation of I = V /R  with R = P L Z x0W results in a 
ZnSe curren t of 9nA a t a Vds of 16V for the 90/ifti device. Com pared to the 
zero bias sa tu ra tio n  cu rren t of the device (180/zA), the parallel conduction 















,500  1.00  1 .50 8 .00  8 .50
IUgsf (W iH s)
3 . 0 0
Figure 5.11. 'IiFe transconductauce versus Ygg for the 90/irti transisto r 
tak ing  into account the series resistance between the source 
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Figure 5.12. rFhe transconductance versus Vcs for the 45/im transisto r 
taking into account the  series resistance between the source 
■ and  th e  gate.
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5.2.2 Short Channel Devices
As the gate length in a FE T  decreases, the electric field across the 
channel increases. Even with no m etal gate, the drain current will level off 
because the  velocity of the carriers sa tu ra tes  [41]. In a short channel 
transistor, the drain current sa tu ra tes  not because the channel is pinched off 
under the  gate but ra ther because the velocity of the carriers reach a 
maximum value under the high electric fields (for GaAs, Vm ax=  2xl07cm /sec 
a t an electric field of approxim ately 3500V/cm). The gate voltage still 
m odulates the carrier density in the GaAs som ew hat, bu t the maximum 
drain current is prim arily limited by the rate  a t which electrons can move 
through the channel.
A modified Id versus Vds equation describes the sa tu ra tion  drain 
current in the limit of high electric fields. For to ta l velocity satu ra tio n  
under the gate,
-.1Dsat=QvSz (a ^-W)N1, 5.17
where vs is the  sa tu ra tion  velocity of the electrons in the GaAs. To 
calculate gm versus V GS, v Dsat =  ^ crL ds substitu ted  into the equation for 
W and the derivative with respect to Vgs in eq. 5.17 is again performed 
resulting in equation 5.18.
3m VsZC0




The transconductance for an inversion channel M OSFET under velocity 
satu ration  is given by Vs Z C 0 which is essentially the same as the 
transconductance given in equation 5.18. The square root term  rem ains very 
close to one because VDsat is a relatively small voltage in the velocity 
sa tu ra ted  transistor. Hence, the velocity sa tu ra ted  transisto r shows an 
almost constant gm and will display a family of I-V curves th a t are evenly 
spaced.
Equations 5.17 and 5.18 are applicable to a transisto r with to ta l 
velocity satu ration  under the  gate which is not the  case for the transistors 
fabricated in our laboratory. (Most researchers consider the  above equations 
valid for gate lengths less th an  2/im or less [41]. The sm allest gate length in 
this work is 2/im.) This assum ption gives a rough estim ation, though, of the 
behavior of gm in the presence of high electric fields and helps in 
distinguishing the difference between long and short channel devices.
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The Ip versus V^g curves for the 20/im, 5/im, and 2/im devices appear 
in Figures 5.13, 5.14, and 5.15, respectively. Notice th a t in each device, the 
change in Ip for various gate potentials is almost the same from curve to 
curve. One would not expect the 20/zm device to be velocity sa tu ra ted ; it 
may exhibit constan t gm characteristics because of current crowding a t the 
drain. The OV gm for the 20/im and 5/rni devices are 6.0rnS/m m  and 
6.7m S/m m , respectively. The intrinsic transconductance, corrected for series 
resistance for the 5//m gate length device, is 16.7mS/mm. In the smaller 
devices, the source-to-gate spacing is two to three times larger than  the gate 
length and hence can dram atically  effect the intrinsic transconductance. By 
changing R s in equation 5.15, gm can be varied considerably. In fu ture small 
channel devices the gate to source-drain spacings should be minimized in 
order to b e tte r characterize the gain of the ZnSe/n-GaAs transisto r.
A plot ofg^jj vs V gs for the 2//m device appears in Figure 5.16. The two 
dashed curves represent the theoretical plot of gm versus V Gg using the long 
channel approxim ation (top) and the velocity satu ration  model (bottom ). 
Notice th a t the two theoretical curves intersect, showing th a t the transisto r 
operates in both modes depending on the gate biases. The experim ental 
points do not display a smooth variation and possibly indicate again th a t 
charge trapp ing  in the heterostructure  may affect the transconductance.
5.2.3 MIS Interface and G ate Considerations
Some of the most im portan t inform ation concerning the operation of a 
field-effect transisto r may be found by studying the electrical characteristics 
of the gate region. The param eters of in terest are the s tructu re  of the 
energy bands in the heterostructure  (EG, Ey, and Ep), the  current 
conduction in the gate region, the breakdow n of the heterostructure  under 
high electric fields, and the natu re  of charge trapping  throughout the MIS 
device. This section discusses these characteristics by examining the 
capacitance-voltage and current-voltage profiles of the gate capacitor and by 
fu rther exam ination of the FE T  curves.
As in the MIS-C experim ents in section 5.1 and detailed in reference 36, 
the gate of the field-effect transisto r may be trea ted  as a capacitor and the 
corresponding C-V and I-V characteristics may give inform ation abou t the 
struc tu re  of the energy bands in the n-GaAs. Figure 5.9 is typical of the 
gate capacitance for the ZnSe/n-GaAs FETs. From  the OV capacitance 
m easurem ent, an in itial depletion w idth in the n-GaAs of 970A is calculated
Figure 5.13. Room tem perature I-V relationship for a Box FET w ith a gate 
length of 20/im. T he-gate  bias is decreased .by .0.5 volts.-per 
trace starting  a t 0V.
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Figure 5.14. Room tem peratu re  I-V relationship for a 5/un device showing 
device operation out to Vds of 30V. The gate bias is decreased 
by 0.5 volts per trace starting  a t 0V.
Figure'5.15. Room tem peratu re  I-V relationship for a 2/ma device. The gate 
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Figure 5.16. T ransconductance versus gate voltage for the 2/mn device. The 
top dashed line represents the theoretical calculation using a 
constant mobility model while the bottom  curve uses a 
sa tu ra ted  velocity model.
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in section 5.2.1. Using equation 5.6, the position of the surface potential a t 
the ZnSe/n-G aA s interface is determ ined to be 0.1V. (As a reminder, the 
surface po ten tia l q</>s is the value of the intrinsic energy level a t the interface 
w ith respect to the value of the intrinsic energy level in the bulk of the 
GaAs. In effect, q</)s represents how much the energy bands are bent a t the 
insulator-sem iconductor interface.)
As the capacitor is swept by a negative gate voltage, the energy bands 
in the n-GaAs are bent until q</>s is a t least equal to two times q0f (section 
5.1). 2qc/>f is used as the final position of the surface potential for 
comparison reasons. As soon as the capacitor goes into deep depletion (q</>s 
>  2qo/)f), the device is no longer in equilibrium  and the Fermi level moves 
upw ard in the GaAs band gap a t the interface. We w ant to compare the 
beginning and ending qc/>s values with respect to the same sta tionary  Fermi 
level and therefore m ust evaluate the M IS-capacitor in equilibrium. The 
value of 2</>f for this device is calculated to be approxim ately T.lV . 
Subtracting the initial and final values of q</>s indicates th a t  the surface 
potential and correspondingly the conduction and valence ba;nds are bent 
by approxim ately IV during the sweeping of the gate voltage.
The above calculations indicate th a t the surface potential is m odulated 
over most of the GaAs band gap during the operation of the device. This 
calculation is a prelim inary evaluation and should be considered in this 
regard. The initial and final positions of the surface potential are suspect to 
the accuracy of the capacitance m easurem ent. A field-effect transistor is 
not designed to be studied as a M IS-capacitor. The equivalent model for 
this m easurem ent is actually  the two capacitors of the heterostructure in 
series with a voltage controlled resistance. Since the LCR bridge measures 
the to ta l impedance and reports the im aginary p a rt as the capacitance, the 
changing series resistance will affect the C-V curve. As is evident in Figure 
5.9, the depletion p a rt of the curve does not look like a typical capacitor in 
depletion, and this distortion may be explained by the varying series 
resistance. Nontheless, the capacitance-voltage and transistor 
characteristics both suggest th a t  the Ferm i level a t the ZnSe/n-GaAs 
interface can be m odulated over the middle portion of the GaAs band gap 
.[.13] which is a very encouraging result.
The second gate param eter of concern is the flow of current through the 
he terostructure  for different gate voltages. The current-voltage curve of the 
gate region for the 45/im device (AG= 2.25xlO ~5cm2) appears in Figure 5.17.
This curve is taken  in the dark a t room tem perature  using the Hewlett 
P ackard  picoam m eter. Jf represents the forward bias current and Jr 
represents curren t observed under negative voltages which is the voltage 
range of in terest in the doped channel transistor. Figure 5.17 shows th a t the 
reverse bias gate current is less than  or equal to 3nA for the operating 
voltage of the transisto r suggesting th a t gate leakage in these devices is 
minimal. As is expected in a sem iconductor heterostructure, the gate carries 
substan tia l curren t in forward bias. The turn on voltage for the devices 
reported here are typically between 0.5V to 1.75V. The variance in the turn  
on voltage and the na tu re  of the forward bias current is not well understood 
and the reader is referred to reference 36 for a more in-depth discussion.
A nother im portan t gate param eter in a field-effect transisto r is the 
reverse bias voltage across the gate-drain  region th a t causes substantial 
current to flow from the gate to the drain. This phenomenon known as the 
gate-drain  breakdown is characterized  by a voltage V gddd and is similar to 
the reverse bias breakdown of a p-n junction  under high electric fields called 
avalanche m ultiplication. In the gate breakdown of the transistor, the 
electric field in the n-GaAs1 a t the drain end of the gate becomes very large 
(K V /cm ) under the combined influence of the negative gate voltage and the 
positive drain  voltage. E lectrons entering from the gate (the 3nA leakage 
current, perhaps) are accelerated by the high electric field and gain kinetic 
energy greater th an  the energy of the  band gap. When these high energy 
electrons sca tte r with the atom s in the n-GaAs, bound electrons in the 
atom s are knocked free and are consequently added to the current. The 
gate current rises quickly as more and more electrons collide with atoms 
releasing free electrons, hence m ultiplying the current from the gate to the 
drain ;
The gate-drain  breakdown voltage is im portan t because it determines 
the m axim um  voltage th a t can be applied to the transisto r and, ultim ately, 
the m axim um  o u tp u t power of the device (P =  IV). The concern in field- 
effect transisto r design is how to maximize this ou tpu t power. Two 
possibilities exist; increase the channel conduction and-or increase the gate- 
drain breakdow n. The easiest param eter to change is to increase the 
channel conduction. In M ESFET technology, however, both theoretical 
analysis [42] and device experim entation [43] have shown th a t the 
breakdown voltage is inversely proportional to the product of the doping 
level (Nd ) and the active layer thickness (a), i.e. the channel conduction 
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Figure 5.17. The gate current for the 45/im device (AQ=2.25xlO_5cm2) at 
room temperature in the dark. JF/J R are the forward and 
reverse bias currents, respectively.
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current may be increased by increasing Np or a but these changes in turn 
lower V gpbr- The output power, as a result, increases very little.
The second alternative is to increase the gate-drain breakdown which 
can be done by using an insulating dielectric between the semiconductor and 
the gate electrode. Because electric field decreases with distance, by 
moving the gate charge farther away from the charge in the GaAs channel 
(Np"), the electric field at a given operating voltage can be reduced. The 
same channel conduction can be maintained while increasing V gdbr, hence 
increasing the power. For very good insulators as is the case in the silicon 
MOS transistor, the improvement in breakdown voltage is so significant that 
the channel conduction can also be increased which further increases the 
output power of the device.
The gate-drain breakdown voltages for six different transistors appear 
in Table 4. The breakdown voltage is measured in the dark at room 
temperature except for the 2/im device which was measured at 77 0 K. The 
breakdown voltage is determined by first biasing the transistor with a 
complete I-V family of curves. Next, the drain to source voltage is increased 
until the bottom curve begins to carry a substantial amount of current (the 
breakdown is usually very sudden with the bottom trace breaking down 
first). The gate-drain breakdown voltage is then equal to V gd=V ds- V gs. 
Since Vds >  O and Vgs <  0, the voltage across the gate-drain region is the 
positive sum of the absolute values of the pinchoff voltage and Vds at 
breakdown. (In this device, it is simply Vds plus at least 2.0V.)
As is seen in Table 5, the breakdown voltages range from 30-42V at 
room temperature. Except for the 45//,m device, the breakdown voltages 
tend to decrease as the gate width decreases. As the dimensions between 
the gate and drain shrink, the electric field increases for the same gate 
potential. '
The gate-drain breakdown voltages seem very high, but when compared 
with a theoretical curve of Vbr v s  Np for a one-sided abrupt p-n junction, 
V gdbr seems reasonable. The reverse bias voltage in a p-n junction for 
avalanche breakdown is approximately 40-50V for Np =  1.5-2xl016cm 3
[41]-
Because the channel conduction in the transistor reported in this work 
is very small, it is difficult to compare these breakdown voltages to the 
breakdown voltages reported for GaAs transistors that use other insulators. 
For example, (Al, G a) A s/G a As has demonstrated a gate-drain breakdown of
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Table 4. Gate to drain breakdown voltages for various gate lengths.














19-20V with ND= 3 .5 x l0 17cnT3 at a channel width of 2000A [»]. In this 
work, the channel was highly doped in order to maximize the output power 
through both an increase in channel conduction and V gdbr- MESFET 
research has also produced experimental data for GaAs transistors. For 
channel conduction of 7x l0 12cnrT2 (NDa) typical breakdown voltages are 8- 
15V [43]. (The NDa product gives a channel conduction assuming that the 
doping is uniform throughout the channel. This assumption is rarely the 
case, and as a result the NDa formula is only meant as an approximation in 
order to give a means of comparing different field-effect transistors. To 
calculate the channel conduction exactly, the donor density profile ND(x) is 
integrated over the channel length.) Compared to the transistor in reference 
9 where NDa is approximately the same, the gate-to-drain breakdown 
voltage has apparently improved with the use of the (AljGa)As as a GaAs 
"insulator". The NDa product for ZOOEG320-7 is 6xlOn cm-3 which is over 
ten times less than the conduction in the (Al,Ga)As/GaAs transistor and is 
also too low to compare with the work in reference 43.
The final consideration of the electrical properties of the ZnSe/n-GaAs 
heterostructure is a discussion of the looping observed in the FET  
characteristics. Both the small and large channel devices exhibit looping in 
the Id versus VDg curves indicating the presence of some charge trapping. 
The hysteresis occurs because the occupancy of charge storing traps changes 
during the operation of the device. For example, suppose electrons in traps 
somewhere in the heterostructure recombine as the transistor is swept from 
OV out past Vp. When the drain voltage is reduced towards 0V, the 
reduction in negative charge causes the depletion width in the n-GaAs to 
widen increasing the drain current for the same Vds and V GS.
The source of charge trapping in the ZnSe/n-GaAs heterostructure is 
relatively unknown at this point of experimentation. One would first suspect 
the ZnSe/n-GaAs interface because the fabrication of this heterostructure 
involves an interrupted growth, and we did observe an oxygen peak on the 
n-GaAs epilayer surface. Also, the MIS-C work has some evidence 
supporting the presence of surface states at the ZnSe/n-GaAs interface. 
However, the n-GaAs/S.I. GaAs interface as w ell as the GaAs and ZnSe 
layers themselves should also be considered as sources of traps. There were 
substantial GaAs growth difficulties during the production of these films, as 
is evident from the unsuccessful fabrication of the other two depletion mode 
devices because of problems with the GaAs. The details of charge trapping is
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not well understood a t this time bu t a few of its characteristics w ith regards 
to the doped channel FETs can be noted.
As is expected, when the transisto r is swept a t a higher frequency the 
looping in the I-V curves disappears. For sampling rates above 60Hz (the 
norm al sweep rate  of the curve tracer is GOIiz with the next setting being 
120Hz), the looping is ,not present. The surface s ta tes  apparen tly  can not fill 
or em pty a t high frequencies as is also observed in the M IS-capacitor work. 
I-V looping is rarely discussed in the lite ra tu re  because m any FETs are 
operated  in the M HzTrequency range where the charge trapp ing  is not a 
consideration. The ZnSe/n-GaAs doped channel FETs could also work very 
well in microwave applications where the frequency of the A.C. signal is high 
enough to keep the occupancy of the traps fixed.
W hen the heterostructure  is cooled to 77 0 K, the looping is not present 
in the dark. Figure 5.18 shows the FET curve for the 2//m device a t 77 0 K 
in the dark. The I-V display shows no looping suggesting th a t the  traps are 
frozen out a t 77 0 K. For low tem peratures in the dark, the trapped  
electrons do not have enough energy to  escape the s ta tes  and no photo or 
therm ally generated holes to recombine w ith in order to neutralize their 
charge. If light is now applied to the sample, Figure 5.19, the looping again 
appears. Holes are now present for the trapped  electrons to capture, 
changing the charge ; content of the heterostructure. Also, the spacing 
between the I-V curves is reduced suggesting th a t some of the gate voltage is 
now being term inated: on holes a t the interface ra ther than  positive donors 
in the channel and hehce, reducing the transconductance.
The characterization  of the electrical na tu re  of the ZnSe/GaAs 
interface is in its infancy. The results of the doped channel field-effect 
transistors are very encouraging showing m odulation of the Fermi level a t 
the interface for both long and short channel devices. A lthough looping is 
present in the I-V curves, it is not anymore p revalan t th an  looping seen in 
other GaAs based transistors [44] and hopefully, w ith improved growth 
techniques, the traps th a t are contributing to the charge storage can be 
elim inated.
Figure 5.18.- Id versus Vds at 77 0 K for the 2//m transistor. The gate bias is 
decreased by 0.5Y per trace starting at OY.
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C H A P T E R  6
S U M M A R Y  A N D  F U T U R E  R E S E A R C H
In summary, we have dem onstrated the successful growth and 
characterization of ZnSe/GaAs(epi) heterostructures for use in MIS devices. 
The structures were grown in two separate MBE machines using an 
overlayer of amorphous arsenic to protect the as-grown GaAs epilayer 
during transfer between the machines. After the arsenic was desorbed, there 
was a small am ount of oxygen present a t the GaAs surface. The oxygen 
contam ination was believed to originate from the III-V system  and not from 
the transfer between the systems.
Nucleation of ZnSe on the GaAs epilayer resulted in layer-by-layer 
growth, as evidenced by the evolution of the RHEED p a tte rn . Unlike 
nucleation on a GaAs substra te  where the diffraction p a tte rn  rem ained 
spo tty  for several m inutes, the RHEED streaks recovered after only 9 sec. 
for nucleation on the GaAs epilayer. The layer-by-layer growth m echanism  
was confirmed by observations of intensity oscillations in the specular spot. 
In one case, ZnSe nucleation on the epilayer resulted in 120 intensity  
oscillations. The nucleation of ZnSe on a GaAs su b stra te  displayed in tensity  
variation similar to the InG aA s/G aA s heterostructure  which is known to 
grow three dimensionally.
Gross-sectional transm ission electron micrographs of the IOOOA ZnSe on 
GaAs(epi) revealed a coherent, sharp interface between the two 
semiconductors. No misfit dislocations were observed in the pseudom orphic 
ZnSe film. A HREM m icrograph showed an atom ically fiat interface w ith no 
interfacial defects present and is similar to the interface seen between GaAs 
and (Al,Ga)As.
Photoluminescence d a ta  from the pseudomorphic film revealed 
inform ation about the changes in the ZnSe energy bands caused by the 
0,25% lattice m ism atch. The near-band-edge excitonic features were shifted 
to higher energy w ith the n =  I free exciton dom inating the spectrum . Also, 
a n — I free exciton to light-hole transition  was observed which was not
normally seen in PL spectra of th icker ZnSe films.
Employing the IOOOA ZnSe/GaA s (epi) heterostructure, MIS capacitors 
and field-effect transistors were fabricated . Tfie capacitors showed deep 
depletion like characteristics w ith an operating voltage range of OV to -6V. 
The doped-channel field-effect transistors worked very well and 
dem onstrated complete current sa tu ra tio n  and channel cutoff. The long 
" 'channel'devices behaved as transisto rs w ith a constan t mobility and had 
transconductances in the range of 5-12 m S/m m . Shorter channel devices 
displayed velocity satu ration  where the transconductance was prim arily 
independent of the gate bias. A 2/im device had a maximum 
transconductance of 17mS/mm. A lthough looping was present in the IV 
characteristics, it was elim inated by sweeping the transisto r a t a faster 
sweep ra te  and by cooling the sample to 77 0 K. ,•
The streng th  of the  in terrup ted  growth MBE procedure is the ability to 
system atically control the  interface and film properties in order to reduce
the num ber of sta tes  th a t  con tribu te  to  charge trapping . For the devices
reported here, a particu lar set of growth conditions were employed resulting 
in one single interface condition. Growth param eters such as substra te  
tem perature, flux ratios, and crystal stoichiom etry can be used to alter the 
interface, leading to improved device perform ances.
The characteristics of the doped-channel transisto r can be fu rther
improved by reducing the source-drain con tact resistance and the source-
drain to gate spacing. The addition of nickel to the gold-germ anium  alloy 
will aid in reducing the con tact resistance. Also* a transisto r w ith a channel 
doping of IO17Cm-3 should be fabrica ted  in order to b e tte r compare ZnSe 
and AlGaAs as insulators.
The realization of these transisto rs is a stepping stone into a larger area 
of ZnSe/GaAs devices. W ith im provem ent in the electrical characteristics of 
the interface, one can envision the  use of ZnSe as a passivating layer for 
GaAs in enhancem ent-m ode, m odulation-doped, and high electron mobility 
FETs. Because of its optical properties, ZnSe will continue to be used for 
optical as well as Current confinement in GaAs based light-em itting-devices. 
In the fu ture, ZnSe may be used as a passivating layer for other III-Y 
m aterials as well. W ith improved techniques for heterojunction fabrication 
as reported here, the u tilization of the ZnSe/GaAs heterointerface for device 
applications appears promising.
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A p p e n d ix A
I D op ed  C h an n el F ield -E ffect T ra n sisto r  R un S h eet
i :'■■.
i Iso la tio n  E tch
21. O btain  ZnSc on n-CaAs wafer 
I Size of wafer:
i Thickness of wafer:
' n-GaAs resistivity:
; 2. U ltraclean silicon w afer
Boil in TCA for 5 m inutes 
U ltrasonic in ACE for 5 m inutes 
j U ltrn so n ic in M e th a n o lfo rS rn in u te s
I DI H2O rinse
H eat dry @  120 ° C
3. Degrease wafer
I Lightly boil in TCA for 5 m inutes
I U ltrasonic in ACE for 5 m inutes
j U ltrasonic in M ethanol for 5 m inutes
I Dl Rinse
1 N 2 B low dry
4. M ount sam ple on silicon wafer
Spread AZ 1350J-SI1' positive photoresist (3 drops) 
P la c e sa m p le in p h o to re s is t  
H ardbake resist @  120 0 C for 15 m inutes
5. Deposit AZ 1350J-SE positive photoresist 
Spin @  5000 RPM  for 60 seconds 
Softbake resist for 10 m inutes @  90" C
6. Align and expose M ask # 1  (Isolation E tch)
K asper 1:1 mask aligner, exposure 13.0 units
7. Develop resist
Develop in AZ Developer diluted with DI 1:1 for 30 seconds 
DI rinse for 60 seconds 
N 2 <}ry
8. Inspect wafer
9. H ardbake resist -
120 0 C for 15 m inutes
10. Isolation E tch
Etch ZnSe layer with 400ml D l H20 :4ml H N O 3:0.2g K 2C r2O7 
for 10-13 m inutes (etch ra te  o f— lOOA/sec)
DI Rinse
E tch GaAs layer with 400ml DI H 20 : 12ml lI3P 0 4:3ml I l2O2 
for 15 liiinutes (etch ra te  o f— 400A /sec)
DI Rinse
■ N 2 Dry ; ;
11. Inspect W afer
12. Strip resist
Rinse in ACE for a t least 5 m inutes 
Rinse in M eth for 5 m inutes 
DI Rinse
N 2 Dry ' -A ' "
13. Inspect wafer
Source-D rairi Ohriiic C o n ta c ts
14. U ltraclean silicon w afer 
B o il in T C A fo r h m in u te s  
U ltrasonic in ACE for 5 m inutes 
U ltrasonic in M ethanol for 5 m inutes 
DI II9O rinse
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H eat dry @  120 0 G for 15 minutes
15. Degrease wafer
(No ultrasonic cleaning)
Rinse in TCA for 5 minutes 
Rinse in AGE for 5 m inutes 
Rinse in M ethanol for 5 minutes 
Dl Rinse 
N2 Blow dry
16. U ltraclean Au-Ge pellets and Ti boat 
O btain  3 pellets
Boil in TCA for 10 minutes (2x)
Ultrasonic in ACE for 10 minutes 
U ltrasonic in M ethanol for 10 minutes 
DI Rinse
H eat Dry @  120 0 C for 15 minutes
17. M ount sample on silicon wafer
Spread AZ 1350J-SF positive photoresist (3 drops)
P lace sample in photoresist
H ardbake resist @  120 ° C for 15 minutes
18. Deposit AZ 1350J-SF positive photoresist 
Spin @  5000 RPM  for 60 seconds 
Softbake resist for 10 minutes @  70 ° C
19. Align and expose M ask ^ 2  (Source-Drain Contacts) 
K asper 1:1 mask aligner, exposure 17.0 units
20. Develop resist
Soak in xylene for 3 m inutes 
N 2 dry
Develop in AZ Developer diluted with DI 1:1 for 30 seconds 
DI rinse for 60 seconds 
: N2 dry
21. Inspect wafer
22. Source-Drain C ontact E tch
E tch ZnSe layer w ith 400ml Dl H 2OHml H N ()3:0.2g K 2C r2O7 
for 10-13 minutes (etch ra te  o f— 100 A /sec)
D IR inse
Strip oxides w ith 40 second dip in 400ml H 2OHOml NH4OH 
' ' DI Rinse
Q u ic k ly d ry w ith N 2 and load into evaporator
23. E vaporate Au-Ge pellets 
Pum p to  5,OxlO-7 Torr 
E vaporate m aterial a t  5V and 6A.
(Steps 24 - 28 m ust be perform ed w ithin I hour after evaporation)
24. Strip resist
Rinse or squirt with ACE for a t  least 5 m inutes 
(separate  wafers)





H eat in M arshall Oven a t 450 0 C for 90 seconds 
Cool :
27. Inspect wafer
28. Probe ohmic contacts
29. R epeat steps 26-28 if necessary
T op M eta lliza tio n
30. U ltraclean silicon wafer 
Boil in TCA for 5 minutes 
U ltrasonic in M ethanol for 5 m inutes 
U ltrasonic in ACE for 5 m inutes 
Dl I l2O rinse 
H eat dry @  120 ° C oven
31. Degrease wafer 
(No ultrasonic cleaning)
Rinse in TCA for 5 m inutes 
Rinse in ACE for 5 m inutes 
Rinse in M eth for 5 m inutes 
Dl Rinse 
N2 Blow dry
32. Degrease 5 aluminum bars and Tu filament 
Boil in TCA for 10 m inutes (2x)
Ultrasonic in ACE for 10 m inutes 
U ltra so n ic in M e th fo r lO m in u te s  
Rinse in DT
H eat dry @  120 ° C  for 15 m inutes
33. M ount sample on silicon wafer 
Spread AZ 1350J-SF positive photoresist (3 drops) 
P lac e sa m p le in p h o to re s is t 
H ardbake resist Co) 120 0 C for 15 m inutes
34. Deposit AZ 1350J-SF positive photoresist 
Spin @  5000 RPM for 60 seconds 
Softbake resist for 10 m inutes @  70 ° C
35. Align and expose Mask $ 3  (Top M etallization) 
Kasper 1:1 mask aligner, exposure 17.0 units
36. Develop resist 
Soak in xylene for 3 m inutes
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Dry N 2
Develop in AZ Developer diluted w ith DI 1:1 for 30 seconds 
DI rinse for 60 seconds 
N2 dry
Quickly load into NRC system
37. Inspect wafer
38. E vaporate  alum inum  
Pum p to 5x l0^7 Torr
E vaporate  a t 3A and 10V for 2 m inutes
39. Strip resist
Rinse or squirt w ith ACE for a t least 5 m inutes 





A p p en d ix  B
D eriv a tio n  o f  D op ed  C h an n el F E T  P a ra m eters
B . l  L ong C han nel D ev ices
The long channel device param eters for the doped channel field-effect 
transisto r are derived in this appendix. The device characteristics of 
in terest are the drain  curren t and the small signal gain, the 
transconductance. The following derivation is modeled after the analysis of 
a 11-channel junction field-effect transisto r found in reference 37.
The cross sectional schem atic of the device appears in figure 5.4 
showing the coordinate system  and the dimensions of the transisto r. The 
channel is th ree dimensional w ith w idth, length, and depth of Z, L and (a), 
respectively. The current is assum ed to be uniform  for any value of y, where 
x and y are the directions perpendicular and parallel to the insulator- 
sem iconductor in terface, respectively. As in reference 37, this assum ption (I) 
allows a two dimensional analysis of the drain  curren t. Some of the other 
assum ptions are (2) the  device is uniformly doped w ith a donor 
concentration equal to Nd . (3) C urren t flow is confined to the non-depleted 
portions of the n-region. (4) W(y) is the depletion region under the gate a t 
position y and is either in depletion or deep depletion for all gate voltages of 
in terest. (5) The gradual channel approxim ation is in effect where the ra te  
of change of e lectrostatic  variables in the y-direction is relatively slow 
com pared to the  ra te  of change of the  same variables in the x-direction. (6) 
A ssum ption num ber 5 allows us to  w rite W(y) in term s of both  the gate 
voltage and the drain  voltage, equations I and 2. (7) The MIS gate 
capacitor has no initial band bending, and as a result, an ideal gate voltage 
(Vg ) is applied to the device. (8) The voltage drops outside the gate region, 





W e begin w ith the drift equation for electrons which is valid for charge 
m otion in the  voltage range below channel pinchoff, Vd ^  Vj)sit and
VpfS V q Ss 0. Vp is the gate voltage th a t causes W(L) to equal the channel 
thickness (a). 'In equation’ 3,.;Ure'ake/is.suming' th a t  m inority carrier current 
is negligible.
• jy . ■ .
j N = j N y = ^ N n D ^  Y = - ^ N n D ̂ 7  (3 )
J Ny and g’ y are the curren t density and electric field in the y direction, 
respectively. The variables used in this appendix are fu rther defined in 
Table 3 pf C hap ter 5. Invoking the first assum ption th a t  the drain current 
is uniform th roughout the device, the derivation proceeds by integrating the 
curren t density, equation 3, over the cross sectional area  of the non-depleted 
channel giving equation 4.
The in tegral over the z direction brings a gate w idth Z out in front of the 
first in tegral while the in tegration  over the x direction multiplies the 
curren t density  by the w idth of the  non-depleted channel [a - W(y)].
■ ' riy  ■ ■
ID= Z q,iNND[a-W (y )]— : (5)
We now proceed to  elim inate the  dependence of equation 5 on y by 
substitu ting  the expression for W(y) given in equation I into the Ip 
relationship. A t th is  point, the  curren t equation consists only of term s th a t 
are dependent on a varying drain voltage (V (y= 0) =  0 and V(y- L) =  VD). 
The derivation  is completed by m ultiplying both sides by dy  and in tegrating  
Id w ith  respect to  y while, in teg ra ting  the right side of the equality w ith 
respect to  V.
T, Y'Vfc'V;. V -V 11 
J l D<9y=Zq//NND J
0 V=O







(a+ x ')V D-  /  x' 
V=O
vc-v(y) )1/2i + - - — —  d v
V* J
The final in tegral results in the  drain current as a function of Vq and V q in 
the  linear region of operation, equation 6.
Id=
Zq//.Nrs:Q
(a + x0)Vd+  3 xoV,s







VDsai= Vq — 0
.... V p ^  Vq ^  0
When the depletion width in the n-GaAs a t the drain end of the gate 
pinches off to the  sem i-insulating GaAs, the drain current satu ra tes . To 
derive th e  sa tu ra tio n  curren t in the beyond pinchoff s ta te , the satu ration  
voltage is calculated and correspondingly substitu ted  into equation 6. 
S a tu ra tion  of the drain current occurs when W(L) =  (a), and  this happens 
when, Vq - V0sat -  V q - V P.
(7)
The ensuing substitu tion  of equation 7 into equation 6 results in sa tu ra tion  
cu rren t a t a gate voltage Vq .
7 7 , 7 ; / ' ■ 7 : 7 ' ( >2





D sa t" V p - V ,
-2+ 2 x o +f v7
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. ( a + x ' )
V q - V q ^  V p
14
V q W 2
The final p a ram eter of in terest in the long channel device is the 
transconductance which is found by tak ing  the derivative of the sa tu ra tion
<5id ■ W . : '
current with respect to the ideal gate voltage (gm — ——p). Every term in
. d v G
the above equation drops out except for the first and the last terms, leaving
equation  9.
fflpsat ^  Zq//NN D






B .2  S h ort C h an n el D ev ices
The short channel transconductance derivation is taken from reference 
42 and is similar to the derivation for a short channel junction field-effect 
transistor under total velocity saturation. In this case, the drain current 
saturates because the velocity of the electrons in the channel reaches a 
maximum value of 2xl07cm /sec at an electric field  ̂ of approximately 
3500V/cm. The saturation current for a gate voltage Vg for total velocity 
saturation under the gate is given by equation 10.
( 1 0 )
where V s  is the saturated velocity. The drain current saturates for a critical 
drain voltage approximated by Vpsat — S L  where S is the electric field at 
maximum electron velocity.
To solve for the  transconductance, the expression for W(y) is 
su b stitu ted  into equation 10, V(y) is replaced w ith S  Ly and the derivative is
taken with respect to the gate voltage.














By substituting equation 2 into equation 11, the transconductance can be 
simplified further. ;
I l l
cr =C  Y Z Bm v̂ ovSzj 1 +




C0 is the oxide capacitance.
The above expression for gm, eq. 12, is similar to the trarisconductance 
in an enhancem ent-m ode transistor of C0YsZ. In this case, the square root 
term  is vary close to one because the electric field times the gate length is 
relatively smalled compared to the gate voltage. Hence, the 
transconductance for the short channel FET will be essentially independent 
of the gate voltage.
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